A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism

被引：0
|
作者：
Ouyang, Yiming [1 ]
Chen, Zhiyuan [1 ]
Xu, Dongyu [1 ]
Liang, Huaguo [1 ]
机构：
[1] School of Computing and Information, Hefei University of Technology, Hefei,230601, China
来源：
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology | 2024年 / 46卷 / 08期
关键词：
15;
D O I：
10.11999/JEIT231257
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：3436 / 3444
相关论文
共 50 条
  • [1] Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip
    Wang, Feng
    Tang, Xiantuo
    Wang, Qinglin
    Xing, Zuocheng
    Liu, Hengzhu
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 504 - 511
  • [2] Low-cost and low-power unidirectional torus network-on-chip with corner buffer power-gating
    Wang, Feng
    Tang, Xiantuo
    Xing, Zuocheng
    Liu, Hengzhu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (08) : 1332 - 1348
  • [3] Power-gating technique for network-on-chip buffers
    Casu, M. R.
    Yadav, M. K.
    Zamboni, M.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1438 - 1440
  • [4] Probabilistic Analysis of Power-Gating in Network-on-Chip Routers
    Nasirian, Nasim
    Soosahabi, Reza
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (02) : 242 - 246
  • [5] A Voting Approach for Adaptive Network-on-Chip Power-Gating
    Huang, Jiayi
    Bhosekar, Shilpa
    Boyapati, Rahul
    Wang, Ningyuan
    Hur, Byul
    Yum, Ki Hwan
    Kim, Eun Jung
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (11) : 1962 - 1975
  • [6] F-Bypass: A Low-Power Network-on-Chip Design Utilizing Bypass to Improve Network Connectivity
    Ouyang, Yiming
    Yuan, Shuaijie
    Li, Jianhua
    Liang, Huaguo
    ACM Journal on Emerging Technologies in Computing Systems, 2024, 20 (04)
  • [7] Traffic-Aware Power-Gating Scheme for Network-On-Chip Routers
    Nasirian, Nasim
    Soosahabi, Reza
    Bayoumi, Magdy
    2016 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2016,
  • [8] Applying partial power-gating to bit-sliced network-on-chip
    Wang, Feng
    Tang, Xiantuo
    Xing, Zuocheng
    MICROELECTRONICS JOURNAL, 2015, 46 (11) : 1002 - 1011
  • [9] Applying Partial Power-Gating to Direction-Sliced Network-on-Chip
    Wang, Feng
    Tang, Xiantuo
    Xing, Zuocheng
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2015, 2015
  • [10] Power-gating techniques for low-power adiabatic circuits
    Hu, Jianping
    Xu, Tiefeng
    Lin, Ping
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2239 - 2243
12345