A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism

被引：0
|
作者：
Ouyang, Yiming [1 ]
Chen, Zhiyuan [1 ]
Xu, Dongyu [1 ]
Liang, Huaguo [1 ]
机构：
[1] School of Computing and Information, Hefei University of Technology, Hefei,230601, China
来源：
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology | 2024年 / 46卷 / 08期
关键词：
15;
D O I：
10.11999/JEIT231257
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：3436 / 3444
相关论文
共 50 条
  • [21] An Improved Low-Power Coding for Serial Network-On-Chip Links
    Sumitra Velayudham
    Sivakumar Rajagopal
    Seok-Bum Ko
    Circuits, Systems, and Signal Processing, 2020, 39 : 1896 - 1919
  • [22] A low-power wireless-assisted multiple network-on-chip
    Baharloo, Mohammad
    Khonsari, Ahmad
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 104 - 115
  • [23] Lightweight Message Encoding of Power-Gating Controller for On-Time Wakeup of Gated Router in Network-on-Chip
    Neelkamal
    Yadav, Sonal
    Kapoor, Hemangee K.
    PROCEEDINGS OF THE 2019 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2019), 2019, : 130 - 135
  • [24] A Low-Power FPGA Based on Autonomous Fine-Grain Power-Gating
    Ishihara, Shota
    Hariyama, Masanori
    Kameyama, Michitaka
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 119 - 120
  • [25] A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture
    Mazumdar, Somnath
    Scionti, Alberto
    Portero, Antoni
    Martinovic, Jan
    Terzo, Olivier
    COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS, CISIS-2017, 2018, 611 : 407 - 420
  • [26] Adaptive Low-Power Transmission Coding for Serial Links in Network-on-Chip
    Ren, Xianglong
    Gao, Deyuan
    Fan, Xiaoya
    An, Jianfeng
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1618 - 1624
  • [27] Low-Power, High-Speed Transceivers for Network-on-Chip Communication
    Schinkel, Daniel
    Mensink, Eisse
    Klumperink, Eric A. M.
    van Tuijl, Ed
    Nauta, Bram
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 12 - 21
  • [28] Power/Ground supply network optimization for power-gating
    Jiang, Hailin
    Marek-Sadowska, Malgorzata
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 332 - +
  • [29] A low-power crossroad switch architecture and its core placement for network-on-chip
    Chang, KC
    Shen, JS
    Chen, TF
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 375 - 380
  • [30] Modified Genetic Algorithm Based Method on Low-Power Mapping in Network-on-chip
    Dai Qi-hua
    Liu Qin-rang
    Shen Jian-liang
    Sun Miao
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED SCIENCE AND ENGINEERING INNOVATION, 2015, 12 : 1837 - 1846
12345