Power/Ground supply network optimization for power-gating

被引:0
|
作者
Jiang, Hailin [1 ]
Marek-Sadowska, Malgorzata [1 ]
机构
[1] Univ Calif Santa Barbara, ECE Dept, Santa Barbara, CA 93106 USA
关键词
power gating; power/ground network; decap; sleep transistor; optimization;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Power-gating is a technique for efficiently reducing leakage power by shutting off the idle blocks. However, the presence of power-gating may also introduce negative effects on power supply network, which have not been considered in the earlier design stages. Ignoring those effects may result in suboptimal power supply network designs an could potentially even nullify the intended power savings. In this paper, we analyze mutual dependencies between the sleep transistors and the P/G network, and we present a general flow to optimize the P/G supply network for power-gating. Experimental results show that sizing sleep transistor and power network separately cannot achieve optimal solution in terms of power. By compromising only 1% of the total area, our optimization method allows us to save 10% of power dissipated on decaps and sleep transistors, which is a practical solution for a power-gated system. We also report results of a study on optimal solutions for various gated areas and current densities.
引用
收藏
页码:332 / +
页数:2
相关论文
共 50 条
  • [1] Power-gating technique for network-on-chip buffers
    Casu, M. R.
    Yadav, M. K.
    Zamboni, M.
    ELECTRONICS LETTERS, 2013, 49 (23) : 1438 - 1440
  • [2] Power-gating aware floorplanning
    Jiang, Hailin
    Marek-Sadowska, Malgorzata
    ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 853 - 858
  • [3] Probabilistic Analysis of Power-Gating in Network-on-Chip Routers
    Nasirian, Nasim
    Soosahabi, Reza
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (02) : 242 - 246
  • [4] A Probabilistic Framework for Compiler Optimization with Multithread Power-Gating Controls
    Shih, Wen-Li
    Lin, Cheng-Yen
    Hung, Ming-Yu
    Lee, Jenq-Kuen
    PROCEEDINGS OF 45TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW 2016), 2016, : 281 - 288
  • [5] Overdrive power-gating techniques for total power minimization
    Drazdziulis, Mindaugas
    Larsson-Edefors, Per
    Svensson, Lars J.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 125 - +
  • [7] A Voting Approach for Adaptive Network-on-Chip Power-Gating
    Huang, Jiayi
    Bhosekar, Shilpa
    Boyapati, Rahul
    Wang, Ningyuan
    Hur, Byul
    Yum, Ki Hwan
    Kim, Eun Jung
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (11) : 1962 - 1975
  • [8] A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism
    Ouyang, Yiming
    Chen, Zhiyuan
    Xu, Dongyu
    Liang, Huaguo
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2024, 46 (08): : 3436 - 3444
  • [9] Benefits and costs of power-gating technique
    Jiang, HL
    Marek-Sadowska, M
    Nassif, SR
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 559 - 566
  • [10] An Automated Runtime Power-Gating Scheme
    Hamada, Mototsugu
    Kitahara, Takeshi
    Kawabe, Naoyuki
    Sato, Hironori
    Nishikawa, Tsuyoshi
    Shimazawa, Takayoshi
    Yamashita, Takahiro
    Hara, Hiroyuki
    Oowaki, Yukihito
    Furusawa, Toshiyuki
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 382 - 387