An embedded silicon nanocrystal nonvolatile memory for the 90nm technology node operating at 6V

被引：9

作者：

Muralidhar, R ^{[1
]}

Steimle, RF ^{[1
]}

Sadd, M ^{[1
]}

Rao, R ^{[1
]}

Swift, CT ^{[1
]}

Prinz, EJ ^{[1
]}

Yater, J ^{[1
]}

Grieve, L ^{[1
]}

Harber, K ^{[1
]}

Hradsky, B ^{[1
]}

Straub, S ^{[1
]}

Acred, B ^{[1
]}

Paulson, W ^{[1
]}

Chen, W ^{[1
]}

Parker, L ^{[1
]}

Anderson, SGH ^{[1
]}

Rossow, M ^{[1
]}

Merchant, T ^{[1
]}

Paransky, M ^{[1
]}

Huynh, T ^{[1
]}

Hadad, D ^{[1
]}

Chang, KM ^{[1
]}

White, BE ^{[1
]}

机构：

[1] Freescale Semicond, Technol Solut Org, Austin, TX 78721 USA

来源：

2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY | 2004年

关键词：

D O I：

10.1109/ICICDT.2004.1309900

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：31 / 35

页数：5

共 50 条

[21] Highly scalable flash memory with novel deep trench isolation embedded into high-performance CMOS for the 90nm node & beyond
Shum, D
Tilke, AT
Pescini, L
Stiftinger, M
Kakoschke, R
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 355 - 358
[22] Improvement of data retention time using DRAM cell with Metallic Shield Embedded (MSE)-STI for 90nm technology node and beyond
Lee, SH
Hong, SH
Oh, JH
Choi, YK
Bae, DI
Park, SH
Roh, BH
Chung, TY
Kim, K
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 151 - 154
[23] Non-destructive inverse modeling of copper interconnect structure for 90nm technology node
Kunikiyo, T
Watanabe, T
Kanamoto, T
Asazato, H
Shirota, M
Eikyu, K
Ajioka, Y
Makino, H
Ishikawa, K
Iwade, S
Inoue, Y
Yamashita, K
Kobayashi, M
Gohda, A
Oda, Y
Yamaguchi, R
Umimoto, H
Ohtani, K
2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 31 - 34
[24] A 0.4 V Bulk-input Pseudo Amplifier in 90nm CMOS Technology
Ahmadpour, A.
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 301 - 304
[25] Experimental Assessment of Logic Circuit Performance Variability with Regular Fabrics at 90nm Technology Node
Choi, Sungdae
Ikeuchi, Katsuyuki
Kim, Hyunkyung
Inagaki, Kenichi
Murakata, Masami
Nishiguchi, Nobuyuki
Takamiya, Makoto
Sakurai, Takayasu
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 50 - 53
[26] Extension of low k1 lithography processes with KrF for 90nm technology node
Jun, Sungho
Jeong, Eunsoo
Yun, Youngje
Choi, Kwangseon
Kim, Jeahee
Han, Jaewon
OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
[27] A 3.3V 4Gb four-level NAND flash memory with 90nm CMOS technology
Lee, S
Lee, YT
Han, WK
Kim, DH
Kim, MS
Moon, SH
Cho, HC
Lee, JW
Byeon, DS
Lim, YH
Kim, HS
Hur, SH
Suh, KD
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 52 - 53
[28] Film characterization of Cu diffusion barrier dielectrics for 90nm and 65nm technology node Cu interconnects
Goto, K
Yuasa, H
Andatsu, A
Matsuura, M
PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 6 - 8
[29] Front end electronics for silicon strip detectors in 90nm CMOS technology: advantages and challenges
Kaplon, J.
Noy, M.
JOURNAL OF INSTRUMENTATION, 2010, 5
[30] Implementation of V-band Power Amplifier with High Linearity in 90nm CMOS Technology
Hsu, Heng-Ming
Chen, Meng-Syun
Weng, Jun-Hong
2014 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC), 2014, : 201 - 204

← 1 2 3 4 5 →