Implementation of V-band Power Amplifier with High Linearity in 90nm CMOS Technology

被引：0

作者：

Hsu, Heng-Ming ^{[1
]}

Chen, Meng-Syun ^{[1
]}

Weng, Jun-Hong ^{[2
]}

机构：

[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan

[2] Tunghai Univ, Dept Elect Engn, Taichung 40227, Taiwan

来源：

2014 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC) | 2014年

关键词：

90nm CMOS; on-chip transformer; power amplifier; power combination; V-band;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This study used 90-nm CMOS technology to design a power amplifier (PA) applicable to the V-band operation. The on-chip transformers play the power combination roles that were used to design the input, inter-stage and output impedance matching networks. To alleviate the power loss, the ground shielding technique is employed in proposed transformer. The measurement results indicated that the output power and O-PIdB achieve 13.2dBm and 11.6dBm, respectively. The gain was 10dB, the bandwidth is 20GHz, ranging from 55GHz to 75GHz, the power added efficiency was 4.1% at 60GHz, and the power dissipation was 430mW.

引用

页码：201 / 204

页数：4

共 50 条

[1] A V-band CMOS 90nm PLL
Chung, Yun-Rong
Yu, Yueh-Hua
Lu, Yun-Chih
Chen, Yi-Jan Emery
[J]. 2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 1259 - 1261
[2] A V-band Power Amplifier with 11.9 dB Gain in CMOS 90-nm Process Technology
Wu, Ming-Wei
Chiang, Yen-Chung
[J]. PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 19 - 21
[3] A 60 GHz power amplifier in 90nm CMOS technology
Heydari, Babak
Bohsali, Mounir
Adabi, Ehsan
Niknejad, Ali M.
[J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
[4] A wide locking range and low power V-band frequency divider in 90nm CMOS
Gu, Qun
Xu, Zhiwei
Chang, Mau-Chung Frank
[J]. 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 266 - 267
[5] A Transformer-Coupled Power Amplifier in 90-nm CMOS Process for V-band Applications
Chen, Juo-Chen
Chiu, Wei-Hsiang
Chiang, Yen-Chung
[J]. 2017 IEEE ASIA PACIFIC MICROWAVE CONFERENCE (APMC), 2017, : 318 - 321
[6] A V-Band Power Amplifier with Adaptive Bias Circuit to Save Quiescent DC Power Consumption Using 90-nm CMOS Technology
Hsiao, Yuan-Hung
Liao, Hsin-Chiang
Kao, Jui-Chi
Wang, Huei
[J]. 2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 157 - 159
[7] A V-band Power Amplifier Using Marchand Balun for Power Combining in 90n-nm CMOS Process
Chen, Juo-Chen
Chang, Tong-Yu
Chiang, Yen-Chung
[J]. 2017 IEEE WIRELESS POWER TRANSFER CONFERENCE (WPTC 2017), 2017,
[8] A V-band variable gain amplifier with low phase variation using 90-nm CMOS technology
Tsai, Jeng-Han
Wang, Jen-Wei
Wu, Chung-Han
[J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2014, 56 (08) : 1946 - 1949
[9] V-band low phase noise QVCO in 90nm CMOS technology using a gate-connected tank
Banin, R.
Degani, O.
Socher, E.
[J]. ELECTRONICS LETTERS, 2012, 48 (17) : 1046 - 1047
[10] Design and Implementation of two stage CMOS Operational amplifier using 90nm technology
Kavyashree, C. L.
Hemambika, M.
Dharani, K.
Naik, Ananth V.
Sunil, M. P.
[J]. PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 48 - 51

← 1 2 3 4 5 →