An embedded silicon nanocrystal nonvolatile memory for the 90nm technology node operating at 6V

被引：9

作者：

Muralidhar, R ^{[1
]}

Steimle, RF ^{[1
]}

Sadd, M ^{[1
]}

Rao, R ^{[1
]}

Swift, CT ^{[1
]}

Prinz, EJ ^{[1
]}

Yater, J ^{[1
]}

Grieve, L ^{[1
]}

Harber, K ^{[1
]}

Hradsky, B ^{[1
]}

Straub, S ^{[1
]}

Acred, B ^{[1
]}

Paulson, W ^{[1
]}

Chen, W ^{[1
]}

Parker, L ^{[1
]}

Anderson, SGH ^{[1
]}

Rossow, M ^{[1
]}

Merchant, T ^{[1
]}

Paransky, M ^{[1
]}

Huynh, T ^{[1
]}

Hadad, D ^{[1
]}

Chang, KM ^{[1
]}

White, BE ^{[1
]}

机构：

[1] Freescale Semicond, Technol Solut Org, Austin, TX 78721 USA

来源：

2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY | 2004年

关键词：

D O I：

10.1109/ICICDT.2004.1309900

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：31 / 35

页数：5

共 50 条

[41] 50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications
Kim, YW
Oh, CB
Ko, YG
Lee, KT
Ahn, JH
Park, TS
Kang, HS
Lee, DH
Jung, MK
Yu, HJ
Jung, KS
Liu, SH
Oh, BJ
Kim, KS
Lee, NI
Park, MH
Bae, GJ
Lee, SG
Song, WS
Wee, YG
Jeon, CH
Suh, KP
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 69 - 72
[42] Characterization of 6T CMOS SRAM in 90nm Technology for Various Leakage Reduction Techniques
Chauhan, Ankita
Chauhan, D. S.
Sharan, Neha
2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
[43] Self-aligned μTrench Phase-Change Memory cell architecture for 90nm technology and beyond
Pirovano, A.
Pellizzer, F.
Tortorelli, I.
Harrigan, R.
Magistretti, M.
Petruzza, P.
Varesi, E.
Erbetta, D.
Marangon, T.
Bedeschi, F.
Fackenthal, R.
Atwood, G.
Bez, R.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 222 - +
[44] Specifications, methodologies and results of evaluation of optical critical dimension scatterometer tools at the 90nm CMOS technology node and beyond
Bunday, BD
Peterson, A
Allgair, JA
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIX, PTS 1-3, 2005, 5752 : 304 - 323
[45] Reliability of air-gap Cu interconnect and approach to selective W sealing using 90nm node technology
Noguchi, J
Sato, K
Konishi, N
Uno, S
Oshima, T
Tanaka, U
Ishikawa, K
Ashihara, H
Saito, T
Kubo, M
Aoki, H
Fujiwara, T
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 81 - 83
[46] Analysis of an Anomalous Transistor Exhibiting Dual-Vt Characteristics and Its Cause in a 90nm Node CMOS Technology
Tsang, Yuk L.
Wang, Xiang D.
Ricklefs, Reyhan
Goertz, Jason
ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 106 - +
[47] Scaled 2 bit/cell SONOS type nonvolatile memory technology for sub-90nm embedded application using SiN sidewall trapping structure
Fukuda, M
Nakanishi, T
Nara, Y
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 909 - 912
[48] A 90nm Floating Gate "B4-Flash" Memory Technology - Breakthrough of the Gate Length Limitation on NOR Flash Memory -
Ogura, T.
Mihara, M.
Kawajiri, Y.
Kobayashi, K.
Shimizu, S.
Shukuri, S.
Ajika, N.
Nakashima, M.
2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 53 - 54
[49] A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors
Ghani, T
Armstrong, M
Auth, C
Bost, M
Charvat, P
Glass, G
Hoffmann, T
Johnson, K
Kenyon, C
Klaus, J
McIntyre, B
Mistry, K
Murthy, A
Sandford, J
Silberstein, M
Sivakumar, S
Smith, P
Zawadzki, K
Thompson, S
Bohr, M
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 978 - 980
[50] Two-bit cell operation in diode-switch phase change memory cells with 90nm technology
Kang, D. -H.
Lee, J. -H.
Kong, J. H.
Ha, D.
Yu, J.
Um, C. Y.
Park, J. H.
Yeung, F.
Kim, J. H.
Park, W. I.
Jeon, Y. J.
Lee, M. K.
Park, J. H.
Song, Y. J.
Oh, J. H.
Jeong, G. T.
Jeong, H. S.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 75 - 76

← 1 2 3 4 5 →