An embedded silicon nanocrystal nonvolatile memory for the 90nm technology node operating at 6V

被引：9

作者：

Muralidhar, R ^{[1
]}

Steimle, RF ^{[1
]}

Sadd, M ^{[1
]}

Rao, R ^{[1
]}

Swift, CT ^{[1
]}

Prinz, EJ ^{[1
]}

Yater, J ^{[1
]}

Grieve, L ^{[1
]}

Harber, K ^{[1
]}

Hradsky, B ^{[1
]}

Straub, S ^{[1
]}

Acred, B ^{[1
]}

Paulson, W ^{[1
]}

Chen, W ^{[1
]}

Parker, L ^{[1
]}

Anderson, SGH ^{[1
]}

Rossow, M ^{[1
]}

Merchant, T ^{[1
]}

Paransky, M ^{[1
]}

Huynh, T ^{[1
]}

Hadad, D ^{[1
]}

Chang, KM ^{[1
]}

White, BE ^{[1
]}

机构：

[1] Freescale Semicond, Technol Solut Org, Austin, TX 78721 USA

来源：

2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY | 2004年

关键词：

D O I：

10.1109/ICICDT.2004.1309900

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：31 / 35

页数：5

共 50 条

[31] Specifications and methodologies for benchmarking of advanced CD-SEMs at the 90nm CMOS technology node and beyond
Bunday, BD
Bishop, M
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1038 - 1052
[32] A 180 MHz Direct Access Read 4.6Mb Embedded Flash in 90nm Technology Operating Under Wide Range Power Supply from 2.1V to 3.6V
Yu, Hung-Chang
Lin, Ku-Feng
Lin, Kai-Chun
Chih, Yu-Der
Natarajan, Sreedhar
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[33] A 180 MHz Direct Access Read 4.6Mb Embedded Flash in 90nm Technology Operating Under Wide Range Power Supply from 2.1V to 3.6V
Yu, Hung-Chang
Lin, Ku-Feng
Lin, Kai-Chun
Chih, Yu-Der
Natarajan, Sreedhar
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[34] Single Poly Non-Volatile Memory Cells for Miniaturized Sensors in 90nm CMOS Technology
Zoher, Ali
Hafliger, Philipp
2013 NORCHIP, 2013,
[35] The impact of STI mechanical stress on the device performance of 90nm technology node with different substrates and isolation processes
Jeon, Y
Yeap, GCF
Grudowski, P
Van Gompel, T
Schmidt, J
Hall, M
Melnick, B
Mendicino, M
Venkatesan, S
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 164 - 165
[36] Optimization of resist shrink techniques forContact hole and metal trench ArF lithography at the 90nm technology node
Wallace, C
Schacht, J
Huang, IH
Hsu, RH
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 238 - 244
[37] Design of Low Power 0.8V Flash ADC using TIQ in 90nm Technology
Sireesha, Ranam
Kumar, Abhishek
2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 406 - 410
[38] 0.8V 1GMz dynamic comparator in digital 90nm CMOS technology
Wulff, Carsten
Ytterdal, Trond
NORCHIP 2005, PROCEEDINGS, 2005, : 237 - 240
[39] 90nm node RF CMOS technology with latch-up immunity on high-resistivity substrate
Momo, N.
Higashi, Y.
Oda, M.
Matsuzawa, K.
Kokubun, K.
Ohguro, T.
Momose, H. S.
Toyoshima, Y.
2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 65 - +
[40] Simulation of surface engineering for ultra shallow junction formation of PMOS for the 90nm CMOS technology node and beyond
Bonnouvrier, J
Lenoble, D
Robilliart, E
Schwartzmann, T
Jaouen, H
2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 155 - 158

← 1 2 3 4 5 →