A Novel High Performance Medium -Voltage DEnMOS in 40nm CMOS Technology

被引：0

作者：

Wei, Lin ^{[1
]}

Singh, Upinder ^{[1
]}

Koo, Jeoung Mo ^{[1
]}

Jiang Huihua ^{[1
]}

机构：

[1] GLOBALFOUNDRIES Singapore Pte Ltd, Technol Dev Dept, Singapore, Singapore

来源：

PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD) | 2018年

关键词：

Symmetric Drain Extended MOSFET; 40nm CMOS Technology;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new kind of symmetric medium-voltage DEnMOS embedded in 40nm CMOS process is developed out for parasitic capacitance improvement and specified on resistance decrease by adding one to two masks except for baseline set. Hot carrier induced degradation and DC measurement result are studied. Our results clearly show that the new concept gets tremendous improvement in both on-resistance and parasitic capacitance.

引用

页码：292 / 294

页数：3

共 50 条

[31] BEOL Layout Optimization to Improve RF Performance of 40nm Node Technology for High-Frequency Applications
Das, Avishek
Lin, Hsin-Cheng
Liu, C. W.
2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
[32] Design of Asynchronous High Throughput SHA-256 Hardware Accelerator in 40nm CMOS
Li, Junshang
He, Zishang
Qin, Yajie
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[33] Extraction of Secrets from 40nm CMOS Gate Dielectric Breakdown Antifuses by FIB Passive Voltage Contrast
Zonenberg, Andrew D.
Moor, Antony
Slone, Daniel
Agan, Lain
Cop, Mario
arXiv,
[34] 28V ESD clamp in CMOS 40nm process
Chowdary, G.
Neri, F.
Somajayula, S.
Notermans, G.
2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
[35] Performance, Metastability and Soft-Error Robustness Tradeoffs for Flip-Flops in 40nm CMOS
Rennie, David
Li, David
Sachdev, Manoj
Bhuva, Bharat
Jagannathan, Srikanth
Wen, ShiJie
Wong, Rick
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[36] Packaging Induced Stress Effects Investigations on 40nm CMOS Technology Node : Measurements and Optimization of Device Shifts
Ewuame, Komi Atchou
Bouchard, Pierre-Olivie
Fiori, Vincent
Gallois-Garreignot, Sebastien
Inal, Karim
Tavernier, Clement
2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
[37] WORLD'S FIRST 40NM MONOS FLASH TECHNOLOGY
Axmacher, Juergen
ELECTRONICS WORLD, 2012, 118 (1913): : 36 - 38
[38] Exploration of Poly Irms Based on 40nm Technology Node
Zhao, Xiang Fu
Chien, Wei Ting Kary
Yang, Kelly
2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
[39] A 77.1-88.6 GHz Digitally Controlled Oscillator with High Frequency Resolution in 40nm CMOS
Wang, Kui
Tang, Lu
2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 310 - 313
[40] A 79.28-89.6 GHz Digitally Controlled Oscillator with High Frequency Resolution in 40nm CMOS
Liu, Peng
Tang, Lu
2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 174 - 177

← 1 2 3 4 5 →