Cu/Low-k TBGA Glob Top Package Reliability Challenges

被引:0
|
作者
Beng, Lau Teck [1 ]
Teck, Siong Chin [1 ]
Lee, Chu-Chung [1 ]
机构
[1] Freescale Semicond Malaysia Sdn Bhd, Pj 47000, Selangor, Malaysia
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Moving into low-k die packaging era, due to much weaker mechanical properties and poorer adhesion of interlayer dielectric, package reliability always poises a challenge to backend assembly process. This is especially critical for the cavity down Tape Ball Grid Array (TBGA) package. This paper discusses the approach taken to identify a feasible combination of material set and also the various process and design aspects that are important to lessen the overall package stress exerted onto the low-k die during reliability stress, primarily during temperature cycle test. Series of evaluations were conducted to derive a proven good solution for 44um fine pitch wire package and for Pb-free requirement.
引用
收藏
页码:294 / 299
页数:6
相关论文
共 50 条
  • [1] Reliability of Cu/low-k wafer level package (WLP)
    Yoon, SW
    Wirtasa, D
    Lim, S
    Ching, JM
    Kripesh, V
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 401 - 405
  • [2] Advanced reliability modeling of Cu/low-k interconnection in FCBGA package
    Fiori, Vincent
    Zhang, Xueren
    Tee, Tong Yan
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 964 - +
  • [3] Challenges continue for Cu/low-k
    不详
    SOLID STATE TECHNOLOGY, 2001, 44 (01) : 76 - +
  • [4] Challenges in Cu/Low-K integration
    Liang, MS
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 313 - 316
  • [5] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Ho, Paul S.
    Nakamura, T.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +
  • [6] Multi-level numerical analysis on the reliability of Cu/low-k interconnection in FCBGA package
    Fiori, V
    Zhang, XR
    Tee, TY
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 188 - 195
  • [7] Electrical Reliability Challenges of Advanced Low-k Dielectrics
    Wu, C.
    Li, Y.
    Baklanov, M. R.
    Croes, K.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (01) : N3065 - N3070
  • [8] Facing the challenge of designing for Cu/low-k reliability
    Van Driel, W. D.
    MICROELECTRONICS RELIABILITY, 2007, 47 (12) : 1969 - 1974
  • [9] Electrical reliability of Cu and low-K dielectric integration
    Wong, SS
    Loke, ALS
    Wetzel, JT
    Townsend, PH
    Vrtis, RN
    Zussman, MP
    LOW-DIELECTRIC CONSTANT MATERIALS IV, 1998, 511 : 317 - 327
  • [10] Packaging effects on reliability of Cu/Low-k interconnects
    Wang, GT
    Merrill, C
    Zhao, JH
    Groothuis, SK
    Ho, PS
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 119 - 128