Cu/Low-k TBGA Glob Top Package Reliability Challenges

被引:0
|
作者
Beng, Lau Teck [1 ]
Teck, Siong Chin [1 ]
Lee, Chu-Chung [1 ]
机构
[1] Freescale Semicond Malaysia Sdn Bhd, Pj 47000, Selangor, Malaysia
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Moving into low-k die packaging era, due to much weaker mechanical properties and poorer adhesion of interlayer dielectric, package reliability always poises a challenge to backend assembly process. This is especially critical for the cavity down Tape Ball Grid Array (TBGA) package. This paper discusses the approach taken to identify a feasible combination of material set and also the various process and design aspects that are important to lessen the overall package stress exerted onto the low-k die during reliability stress, primarily during temperature cycle test. Series of evaluations were conducted to derive a proven good solution for 44um fine pitch wire package and for Pb-free requirement.
引用
收藏
页码:294 / 299
页数:6
相关论文
共 50 条
  • [11] Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability
    Tsao, PH
    Huang, C
    Lii, MJ
    Su, B
    Tsai, NS
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 767 - 769
  • [12] Addressing Cu/Low-k Dielectric TDDB-Reliability Challenges for Advanced CMOS Technologies
    Chen, Fen
    Shinosky, Mike
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 2 - 12
  • [13] Design, assembly and reliability of large die and fine-pitch Cu/low-k flip chip package
    Ong, Yue Ying
    Ho, Soon Wee
    Vaidyanathan, Kripesh
    Sekhar, Vasarla Nagendra
    Jong, Ming Chinq
    Long, Samuel Lim Yak
    Sheng, Vincent Lee Wen
    Wai, Leong Ching
    Rao, Vempati Srinivasa
    Ong, Jimmy
    Ong, Xuefen
    Zhang, Xiaowu
    Seung, Yoon Uk
    Lau, John H.
    Lim, Yeow Kheng
    Yeo, David
    Chan, Kai Chong
    Zhang Yanfeng
    Tan, Juan Boon
    Sohn, Dong Kyun
    MICROELECTRONICS RELIABILITY, 2010, 50 (07) : 986 - 994
  • [14] Optimization of the Thermomechanical Reliability of a 65 nm Cu/low-k Large-Die Flip Chip Package
    Ong, Jimmy M. G.
    Tay, Andrew A. O.
    Zhang, X.
    Kripesh, V.
    Lim, Y. K.
    Yeo, D.
    Chan, K. C.
    Tan, J. B.
    Hsia, L. C.
    Sohn, D. K.
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 838 - 848
  • [15] Advanced Cu/Low-k BEOL integration, reliability, and extendibility
    Edelstein, Daniel C.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 57 - 57
  • [16] A Flexible Top Metal Structure to Improve Ultra Low-K Reliability
    Cheng, K. F.
    Teng, C. L.
    Huang, H. Y.
    Chen, H. C.
    Shih, C. W.
    Liu, T. H.
    Tsai, C. H.
    Lu, C. W.
    Wu, Y. H.
    Lee, H. H.
    Lee, M. H.
    Hsieh, M. H.
    Lin, B. L.
    Hou, S. Y.
    Lee, C. J.
    Lu, H. H.
    Bao, T. I.
    Shue, S. L.
    Yu, C. H.
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 303 - 305
  • [17] Scaling effect on electromigration reliability for Cu/low-k interconnects
    Pyun, JW
    Lu, X
    Yoon, S
    Henis, N
    Neuman, K
    Pfeifer, K
    Ho, PS
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 191 - 194
  • [18] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package
    Uchibori, C. J.
    Lee, Michael
    Zhang, Xuefeng
    Ho, P. S.
    Nakamura, T.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
  • [19] Surface preparation challenges with Cu/low-k damascene structures
    Kirkpatrick, B
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
  • [20] Challenges of Cu Wire Bonding on Low-k/Cu Wafers with BOA Structures
    Lee, Chu-Chung
    Higgins, Leo M., III
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 342 - 349