Validation of Railway Interlocking Systems by Formal Verification, A Case Study

被引:6
|
作者
Bonacchi, Andrea [1 ]
Fantechi, Alessandro [1 ]
Bacherini, Stefano [2 ]
Tempestini, Matteo [2 ]
Cipriani, Leonardo [2 ]
机构
[1] Univ Florence, Dipartimento Ingn Informaz, Florence, Italy
[2] Gen Elect Transportat Syst, Florence, Italy
来源
关键词
D O I
10.1007/978-3-319-05032-4_18
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Notwithstanding the large amount of attempts to formally verify them, railway interlocking systems still represent a challenging problem for automatic verification. Interlocking systems controlling sufficiently large stations, due to their inherent complexity related to the high number of variables involved, are not readily amenable to automatic verification, typically incurring in state space explosion problems. The study described in this paper aims at evaluating and experimenting the industrial application of verification by model checking for this class of systems. The choices made at the beginning of the study, also on the basis of specific requirements from the industrial partner, are presented, together with the advancement status of the project and the plans for its completion.
引用
收藏
页码:237 / 252
页数:16
相关论文
共 50 条
  • [21] Formal methods for verification and validation of partial specifications: A case study
    Easterbrook, S
    Callahan, J
    JOURNAL OF SYSTEMS AND SOFTWARE, 1998, 40 (03) : 199 - 210
  • [22] Interlocking Formal Verification at Alstom Signalling
    Parillaud, Camille
    Fonteneau, Yoann
    Belmonte, Fabien
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, 2019, 11495 : 215 - 225
  • [23] Formal Methods for Industrial Interlocking Verification
    Chadwick, Simon
    James, Phillip
    Roggenbach, Markus
    Werner, Tom
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT RAIL TRANSPORTATION (ICIRT), 2018,
  • [24] A formal approach for the construction and verification of railway control systems
    Haxthausen, Anne E.
    Peleska, Jan
    Kinder, Sebastian
    FORMAL ASPECTS OF COMPUTING, 2011, 23 (02) : 191 - 219
  • [25] A Formal Approach to Safety Verification of Railway Signaling Systems
    Russo, Aryldo G., Jr.
    Ladenberger, Lukas
    2012 PROCEEDINGS - ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM (RAMS), 2012,
  • [26] CSP Specification and Verification of Relay-based Railway Interlocking Systems
    Pereira, D. I. de Almeida
    Oliveira, M. V. M.
    Bezerra, P. E. R.
    Bon, P.
    Collart-Dutilleul, S.
    37TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, 2022, : 97 - 106
  • [27] Design of Signal Control Structures Using Formal Methods for Railway Interlocking Systems
    Eris, Oytun
    Mutlu, Ilhan
    11TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION (ICARCV 2010), 2010, : 776 - 780
  • [28] Formal verification and validation with DEVS-Suite: OSPF Case study
    Zengin, Ahmet
    Ozturk, Muhammed Maruf
    SIMULATION MODELLING PRACTICE AND THEORY, 2012, 29 : 193 - 206
  • [29] Verification of Railway Interlocking - Compositional Approach with OCRA
    Limbree, Christophe
    Cappart, Quentin
    Pecheur, Charles
    Tonetta, Stefano
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, RSSRAIL 2016, 2016, 9707 : 134 - 149
  • [30] Formal verification and validation of interactive systems specifications -: From informal specifications to formal validation
    Aït-Ameur, Y
    Breholée, B
    Girard, P
    Guittet, L
    Jambon, F
    HUMAN ERROR, SAFETY AND SYSTEMS DEVELOPMENT, 2004, 152 : 61 - 76