Validation of Railway Interlocking Systems by Formal Verification, A Case Study

被引:6
|
作者
Bonacchi, Andrea [1 ]
Fantechi, Alessandro [1 ]
Bacherini, Stefano [2 ]
Tempestini, Matteo [2 ]
Cipriani, Leonardo [2 ]
机构
[1] Univ Florence, Dipartimento Ingn Informaz, Florence, Italy
[2] Gen Elect Transportat Syst, Florence, Italy
来源
关键词
D O I
10.1007/978-3-319-05032-4_18
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Notwithstanding the large amount of attempts to formally verify them, railway interlocking systems still represent a challenging problem for automatic verification. Interlocking systems controlling sufficiently large stations, due to their inherent complexity related to the high number of variables involved, are not readily amenable to automatic verification, typically incurring in state space explosion problems. The study described in this paper aims at evaluating and experimenting the industrial application of verification by model checking for this class of systems. The choices made at the beginning of the study, also on the basis of specific requirements from the industrial partner, are presented, together with the advancement status of the project and the plans for its completion.
引用
收藏
页码:237 / 252
页数:16
相关论文
共 50 条
  • [41] Static Verification of Railway Schema and Interlocking Design Data
    Iliasov, Alexei
    Stankaitis, Paulius
    Adjepon-Yamoah, David
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, RSSRAIL 2016, 2016, 9707 : 123 - 133
  • [42] Formal verification of FIRE: A case study
    Jang, JY
    Qadeer, S
    Kaufmann, M
    Pixley, C
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 173 - 177
  • [43] Layout Validation using Graph Grammar and Generation of Yard Specific Safety Properties for Railway Interlocking Verification
    Ghosh, Devleena
    Mandal, Chittaranjan
    2015 22ND ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE (APSEC 2015), 2015, : 330 - 337
  • [44] DETECTION CODES IN RAILWAY INTERLOCKING SYSTEMS
    Karna, Lucie
    Klapka, Stepan
    APPLICATIONS OF MATHEMATICS 2013, 2013, : 124 - 130
  • [45] Use of model transformation for the formal analysis of railway interlocking models
    Xu, T.
    Santos, O. M.
    Ge, X.
    Woodcock, J.
    COMPUTERS IN RAILWAYS XII: COMPUTER SYSTEM DESIGN AND OPERATION IN RAILWAYS AND OTHER TRANSIT SYSTEMS, 2010, 114 : 815 - +
  • [46] Verification and Validation of Railway Control Systems Using an Expert System
    Nowakowski, Waldemar
    Bojarczak, Piotr
    Lukasik, Zbigniew
    INTELLIGENT TRANSPORT SYSTEMS - FROM RESEARCH AND DEVELOPMENT TO THE MARKET UPTAKE, INTSYS 2017, 2018, 222 : 43 - 50
  • [47] Railway interlocking systems and Grobner bases
    Roanes-Lozano, E
    Roanes-Macías, E
    Laita, LM
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2000, 51 (05) : 473 - 481
  • [48] Verification and validation of knowledge-based systems with formal specifications
    Meseguer, P
    Preece, AD
    KNOWLEDGE ENGINEERING REVIEW, 1995, 10 (04): : 331 - 343
  • [49] Models for formal methods and tools: the case of railway systems
    ter Beek, M. H.
    SOFTWARE AND SYSTEMS MODELING, 2025,
  • [50] Runtime Verification of Railway Interlocking Software with Parametric Timed Automata
    Chai, Ming
    Wang, Haifeng
    Zhang, Jian
    Tang, Tao
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT RAIL TRANSPORTATION (ICIRT), 2018,