Validation of Railway Interlocking Systems by Formal Verification, A Case Study

被引:6
|
作者
Bonacchi, Andrea [1 ]
Fantechi, Alessandro [1 ]
Bacherini, Stefano [2 ]
Tempestini, Matteo [2 ]
Cipriani, Leonardo [2 ]
机构
[1] Univ Florence, Dipartimento Ingn Informaz, Florence, Italy
[2] Gen Elect Transportat Syst, Florence, Italy
来源
关键词
D O I
10.1007/978-3-319-05032-4_18
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Notwithstanding the large amount of attempts to formally verify them, railway interlocking systems still represent a challenging problem for automatic verification. Interlocking systems controlling sufficiently large stations, due to their inherent complexity related to the high number of variables involved, are not readily amenable to automatic verification, typically incurring in state space explosion problems. The study described in this paper aims at evaluating and experimenting the industrial application of verification by model checking for this class of systems. The choices made at the beginning of the study, also on the basis of specific requirements from the industrial partner, are presented, together with the advancement status of the project and the plans for its completion.
引用
收藏
页码:237 / 252
页数:16
相关论文
共 50 条
  • [31] Formal verification of protocol specified in LTS for railway signalling systems
    Lee, JH
    Hwang, JG
    Yoon, YG
    Park, GT
    COMPUTERS IN RAILWAY SIX, 2004, 15 : 627 - 636
  • [32] Simulation and formal verification of real time systems: A case study
    Seabra, Eurico
    Machado, Jose
    da Silva, Jaime Ferreira
    Soares, Filomena O.
    Leao, Celina P.
    ICINCO 2007: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL SPSMC: SIGNAL PROCESSING, SYSTEMS MODELING AND CONTROL, 2007, : 308 - +
  • [33] Formal verification of hybrid systems using CheckMate:: A case study
    Silva, BI
    Krogh, BH
    PROCEEDINGS OF THE 2000 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2000, : 1679 - 1683
  • [34] Enhancing Models Correctness through Formal Verification: A Case Study from the Railway Domain
    Basile, Davide
    Di Giandomenico, Felicita
    Gnesi, Stefania
    MODELSWARD: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT, 2017, : 679 - 686
  • [35] Reference case study "Traffic Control Systems" for comparison and validation of formal specifications using a railway model demonstrator
    Hänsel, F
    Poliak, J
    Slovák, R
    Schnieder, E
    INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 96 - 118
  • [36] Research on formal models of railway signal interlocking logics
    Chen, Bang-Xing
    Wu, Fang-Mei
    Tiedao Xuebao/Journal of the China Railway Society, 2002, 24 (06):
  • [37] VERIFICATION AND VALIDATION METHOD IN COMPLEX SYSTEMS - CASE STUDY
    Alperin, Regina
    Manor, Eyal
    Leibowitz, Moti
    PROCEEDINGS OF THE 9TH BIENNIAL CONFERENCE ON ENGINEERING SYSTEMS DESIGN AND ANALYSIS - 2008, VOL 4, 2009, : 565 - 572
  • [38] RAILWAY INTERLOCKING PROCESS - BUILDING A BASE FOR FORMAL METHODS
    Mocki, Jacek
    Vlacic, Ljubo
    2013 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT RAIL TRANSPORTATION (ICIRT), 2013, : 147 - 154
  • [39] Decomposing the Verification of Interlocking Systems
    Haxthausen, Anne E.
    Fantechi, Alessandro
    Gori, Gloria
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2023, 14165 LNCS : 96 - 113
  • [40] Arm algorithmic approach to the verification of a railway interlocking table
    Hachiga, A
    COMPUTERS IN RAILWAYS V, VOL 1: RAILWAY SYSTEMS AND MANAGEMENT, 1996, : 91 - 100