Formal verification and validation with DEVS-Suite: OSPF Case study

被引:4
|
作者
Zengin, Ahmet [1 ]
Ozturk, Muhammed Maruf [1 ]
机构
[1] Sakarya Univ, Fac Technol, Dept Comp Engn, Sakarya, Turkey
关键词
Verification and validation; DEVS; DEVS-Suite; OSPF; Ns-2; SIMULATION;
D O I
10.1016/j.simpat.2012.05.013
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Validation is a degree of which how correct a model represents the behavior of its system counterpart from the perspective of intended use of the model. The degree of representation of the model or abstraction is determined by the modeler according to user demands and objectives. Whenever the modeler and simulation user's demands are satisfied, the model is considered as valid. In this paper, verification and validation of the DEVS models in DEVS-Suite environment are discussed. A case example called OSPF-DEVS simulator is applied and verification and validation tests are performed on it to show usefulness of DEVS formalism. Performed verification and validation tests are followed using a technique developed by Forrester and Senge. Particular attention is paid to reliability and maintainability in view of the state-of-the-art network simulator ns-2. Results are documented to lend confidence to simulation users and to show DEVS-Suite environment's capabilities not to increase model infrastructure. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:193 / 206
页数:14
相关论文
共 50 条
  • [1] NoC Simulation Modeling in DEVS-Suite
    Ahmadinejad, Hoda
    Refan, Fatemeh
    Sarjoughian, Hessam S.
    [J]. THEORY OF MODELING & SIMULATION: DEVS INTEGRATIVE M&S SYMPOSIUM 2011 (TMS-DEVS 2011) - 2011 SPRING SIMULATION, 2011, 43 (01): : 134 - 139
  • [2] Teaching and Training of Network Protocols with DEVS-Suite
    Zengin, Ahmet
    Sarjoughian, Hessam
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2009, 41 (04): : 104 - +
  • [3] Formal Verification and Validation of DEVS Simulation Models
    Olamide, Soremekun Ezekiel
    Kaba, Traore Mamadou
    [J]. AFRICON, 2013, 2013, : 1189 - 1194
  • [4] DEVS-SUITE SIMULATOR: A TOOL TEACHING NETWORK PROTOCOLS
    Zengin, Ahmet
    Sarjoughian, Hessam
    [J]. PROCEEDINGS OF THE 2010 WINTER SIMULATION CONFERENCE, 2010, : 2947 - 2957
  • [5] Large-Scale Integrated Network System Simulation with DEVS-Suite
    Zengin, Ahmet
    [J]. KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2010, 4 (04): : 452 - 474
  • [6] Formal methods for verification and validation of partial specifications: A case study
    Easterbrook, S
    Callahan, J
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1998, 40 (03) : 199 - 210
  • [7] Validation of Railway Interlocking Systems by Formal Verification, A Case Study
    Bonacchi, Andrea
    Fantechi, Alessandro
    Bacherini, Stefano
    Tempestini, Matteo
    Cipriani, Leonardo
    [J]. SOFTWARE ENGINEERING AND FORMAL METHODS, 2014, 8368 : 237 - 252
  • [8] Formal verification of FIRE: A case study
    Jang, JY
    Qadeer, S
    Kaufmann, M
    Pixley, C
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 173 - 177
  • [9] Formal verification of control software: A case study
    Griesmayer, A
    Bloem, R
    Hautzendorfer, M
    Wotawa, F
    [J]. INNOVATIONS IN APPLIED ARTIFICIAL INTELLIGENCE, 2005, 3533 : 783 - 788
  • [10] End-to-End Formal Specification, Validation, and Verification Process: A Case Study of Space Flight Software
    Bergue Alves, Miriam C.
    Drusinsky, Doron
    Michael, James Bret
    Shing, Man-Tak
    [J]. IEEE SYSTEMS JOURNAL, 2013, 7 (04): : 632 - 641