A 4:2:2P@ML MPEG-2 video encoder board using an enhanced MP@ML video encoder LSI

被引：2
|
作者：
Yoshitome, T [1 ]
Minami, T [1 ]
Ikeda, M [1 ]
Nitta, K [1 ]
Suguri, K [1 ]
机构：
[1] NTT Cyber Space Labs, Yokosuka, Kanagawa 2390847, Japan
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1999年 / 45卷 / 04期
关键词：
D O I：
10.1109/30.809192
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have developed a small, inexpensive 4:2:2P@ML encoder for consumer use by upgrading MP@ML video encoder LSI. The encoder is implemented on a PCI board and encodes video using both MP@ML and 4:2:2P@ML MPEG-2 standards.
引用
收藏
页码：1130 / 1133
页数：4
相关论文
共 50 条
  • [1] A single-chip MPEG-2 MP@ML audio/video encoder/decoder with a programmable Video Interface Unit
    Chen, CT
    Chen, TC
    Jeng, FC
    Cheng, H
    Konstantinides, K
    [J]. 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 941 - 944
  • [2] An efficient video decoder design for MPEG-2 MP@ML
    Li, JH
    Ling, N
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 509 - 518
  • [3] A chip set for programmable real-time MPEG2 MP@ML video encoder
    Matsumura, T
    Segawa, H
    Kumaki, S
    Matsuura, Y
    Hanami, A
    Ishihara, K
    Nakagawa, S
    Kasezawa, T
    Ajioka, Y
    Maeda, A
    Yoshimoto, M
    Sumi, T
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (05) : 680 - 694
  • [4] A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking
    Mizuno, M
    Ooi, Y
    Hayashi, N
    Goto, J
    Hozumi, M
    Furuta, K
    Shibayama, A
    Nakazawa, Y
    Ohnishi, O
    Zhu, SY
    Yokoyama, Y
    Katayama, Y
    Takano, H
    Miki, N
    Senda, Y
    Tamitani, I
    Yamashina, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1807 - 1816
  • [5] Parallel MPEG-2 Video Encoder
    Sachdeva, Ravin
    Saha, Kaushik
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 159 - 160
  • [6] SuperENC: MPEG-2 video encoder chip
    Ikeda, M
    Kondo, T
    Nitta, K
    Suguri, K
    Yoshitome, T
    Minami, T
    Iwasaki, H
    Ochiai, K
    Naganuma, J
    Endo, M
    Tashiro, Y
    Watanabe, H
    Kobayashi, N
    Okubo, T
    Ogura, T
    Kasai, R
    [J]. IEEE MICRO, 1999, 19 (04) : 56 - 65
  • [7] Three-layer cooperative architecture for MPEG-2 video encoder LSI
    Ikeda, M
    Kondo, T
    Nitta, K
    Suguri, K
    Yoshitome, T
    Minani, T
    Naganuma, J
    Ogura, T
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 170 - 178
  • [8] Two-chip MPEG-2 video encoder
    Kondo, T
    Suguri, K
    Ikeda, M
    Abe, T
    Matsuda, H
    Okubo, T
    Oguro, K
    Tashiro, Y
    Ono, N
    Minami, T
    Kusaba, R
    Ikenaga, T
    Shibata, N
    Kasai, R
    Otsu, K
    Nakagawa, F
    Sato, Y
    [J]. IEEE MICRO, 1996, 16 (02) : 51 - 58
  • [9] A block processing unit in a single-chip MPEG-2 video encoder LSI
    Katayama, Y
    Kitsuki, T
    Ooi, Y
    [J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 459 - 468
  • [10] A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI
    Yoichi Katayama
    Toshiaki Kitsuki
    Yasushi Ooi
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 59 - 64
12345