A 4:2:2P@ML MPEG-2 video encoder board using an enhanced MP@ML video encoder LSI

被引:2
|
作者
Yoshitome, T [1 ]
Minami, T [1 ]
Ikeda, M [1 ]
Nitta, K [1 ]
Suguri, K [1 ]
机构
[1] NTT Cyber Space Labs, Yokosuka, Kanagawa 2390847, Japan
关键词
D O I
10.1109/30.809192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a small, inexpensive 4:2:2P@ML encoder for consumer use by upgrading MP@ML video encoder LSI. The encoder is implemented on a PCI board and encodes video using both MP@ML and 4:2:2P@ML MPEG-2 standards.
引用
收藏
页码:1130 / 1133
页数:4
相关论文
共 50 条
  • [41] Real-time software MPEG-2 video encoder on parallel and distributed computer systems
    Iwasaki, H
    Naganuma, J
    Ochiai, K
    Endo, M
    Ogura, T
    [J]. DIGITAL CONVERGENCE FOR CREATIVE DIVERGENCE, VOL 2: TECHNICAL INTERACTIVE SESSIONS, 1999, : 362 - 369
  • [42] A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity
    Xanthopoulos, T
    Chandrakasan, AP
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 693 - 703
  • [43] A 99-mm2, 0.7-W, single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system
    Kumaki, S
    Takata, H
    Ajioka, Y
    Ooishi, T
    Ishihara, K
    Hanami, A
    Tsuji, T
    Kanehira, Y
    Watanabe, T
    Morishima, C
    Yoshizawa, T
    Sato, H
    Hattori, S
    Koshio, A
    Tsukamoto, K
    Matsumura, T
    [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 425 - 428
  • [44] A 99-mm2 0.7-w single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mb embedded DRAM for portable 422P@HL encoder system
    Kumaki, S
    Takata, H
    Ajioka, Y
    Ooishi, T
    Ishihara, K
    Hanami, A
    Tsuji, T
    Watanabe, T
    Morishima, C
    Yoshizawa, T
    Sato, H
    Hattori, S
    Koshio, A
    Tsukamoto, K
    Matsumura, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 450 - 454
  • [45] A single-chip MPEG-2 422P@ML video, audio, and system encoder with a 162 MHz media-processor core and dual motion estimation cores
    Matsumura, T
    Kumaki, S
    Segawa, H
    Ishihara, K
    Hanami, A
    Matsuura, Y
    Scotzniovsky, S
    Takata, H
    Yamada, A
    Murayama, S
    Wada, T
    Ohira, H
    Shimada, T
    Asano, K
    Yoshida, T
    Yoshimoto, M
    Tsuchihashi, K
    Horiba, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (01) : 108 - 122
  • [46] A fast, FPGA-based MPEG-2 video encoder with a novel automatic quality control scheme
    Ramachandran, S
    Srinivasan, S
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2002, 25 (9-10) : 449 - 457
  • [47] Embedded SNR scalable MPEG-2 video encoder and its associated error resilience decoding procedures
    Hsu, YF
    Hsieh, CH
    Chen, YC
    [J]. SIGNAL PROCESSING-IMAGE COMMUNICATION, 1999, 14 (05) : 397 - 412
  • [48] Using MPEG-2 video at the Getty Museum
    Wilson, M
    [J]. IEEE MULTIMEDIA, 1998, 5 (02) : 74 - 77
  • [49] Video encoder architecture for MPEG2 real time encoding
    Chen, GL
    Pan, JS
    Wang, JL
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (03) : 290 - 299
  • [50] A design of DPCM hybrid coding loop using single 1-D DCT in MPEG-2 video encoder
    Suh, K
    Min, KY
    Kim, K
    Koh, JS
    Chong, JW
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 279 - 282