Low-Vt devices replacement for domino circuits

被引：0

作者：

Zhu, QK ^{[1
]}

Lingareddy, M ^{[1
]}

机构：

[1] Intel Corp, Castro Valley, CA 94552 USA

来源：

2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An automatic CAD flow was developed to replace devices in domino NMOS stack, CMOS driver and CMOS receiver to the domino circuitry. Input noise thresholds are considered in these devices low-Vt replacement, since the domino circuitry with low-Vt devices increases with the leakage current and prone to logic failures due to the noise. All experiments in this paper were done in a 0.13mum Intel process.

引用

页码：597 / 600

页数：4

共 50 条

[31] Testing domino circuits in SOI technology
MacDonald, E
Touba, NA
PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 441 - 446
[32] Postlayout optimization for synthesis of Domino circuits
Cao, Aiqun
Lu, Ruibing
Li, Chen
Koh, Cheng-Kok
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (04) : 797 - 821
[33] Low temperature electronics: Physics, devices, circuits, and applications
Gutierrez-D., E.A.
Deen, M.J.
Claeys, C.L.
Physics Today, 2002, 55 (05)
[34] Adiabatic NP-Domino circuits
Wu, XW
Liu, X
Hu, JP
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 884 - 887
[35] Skew-tolerant domino circuits
Harris, D
Horowitz, MA
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 422 - 423
[36] Issues in the design of domino logic circuits
Srivastava, P
Pua, A
Welch, L
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 108 - 112
[37] Timing verification of sequential domino circuits
VanCampenhout, D
Mudge, T
Sakallah, KA
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 127 - 132
[38] Skew-tolerant domino circuits
Harris, D
Horowitz, MA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1702 - 1711
[39] PVT Variations Aware Low Leakage DOIND Approach For Nanoscale Domino Logic Circuits
Shah, Ambika Prasad
Neema, Vaibhav
Daulatabad, Shreeniwas
2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 529 - 534
[40] Low power domino logic circuits in deep-submicron technology using CMOS
Garg, Sandeep
Gupta, Tarun Kumar
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2018, 21 (04): : 625 - 638

← 1 2 3 4 5 →