Low-Vt devices replacement for domino circuits

被引：0

作者：

Zhu, QK ^{[1
]}

Lingareddy, M ^{[1
]}

机构：

[1] Intel Corp, Castro Valley, CA 94552 USA

来源：

2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An automatic CAD flow was developed to replace devices in domino NMOS stack, CMOS driver and CMOS receiver to the domino circuitry. Input noise thresholds are considered in these devices low-Vt replacement, since the domino circuitry with low-Vt devices increases with the leakage current and prone to logic failures due to the noise. All experiments in this paper were done in a 0.13mum Intel process.

引用

页码：597 / 600

页数：4

共 50 条

[41] Low area pipelined circuits by the replacement of registers with delay elements
Rosdi, Bakhtiar Affendi
Takahashi, Atsushi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (12) : 2736 - 2742
[42] Low Voltage Devices and Circuits for Energy-Starved Systems
Vitale, Steven A.
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[43] Low-Power Approximate Arithmetic Circuits for IoT Devices
Thakur, Garima
Sohal, Harsh
Jain, Shruti
RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2022, 15 (05) : 421 - 428
[44] Implementing Low Power Digital Circuits using Flash Devices
Abusultan, Monther
Khatri, Sunil P.
PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 109 - 116
[45] Low-speed scan testing of charge-sharing faults for CMOS domino circuits
Cheng, CH
Jone, WB
Wang, JS
Chang, SC
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 329 - 337
[46] Low-speed scan testing of charge-sharing faults for CMOS domino circuits
Cheng, CH
Jone, WB
Chang, SC
Wang, JS
ELECTRONICS LETTERS, 2000, 36 (20) : 1684 - 1685
[47] Ultra low power: emerging devices and their benefits for Integrated Circuits
Ionescu, Adrian M.
De Michielis, Luca
Dagtekin, Nilay
Salvatore, Giovanni
Cao, Ji
Rusu, Alexandru
Bartsch, Sebastian
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[48] STAGGERING OF THE PRECHARGE CLOCKS IN DOMINO CIRCUITS.
Boudon, G.
IBM technical disclosure bulletin, 1984, 27 (7 B): : 4340 - 4341
[49] Devices & circuits
Geppert, L
IEEE SPECTRUM, 2000, 37 (01) : 63 - +
[50] A LOW-POWER VDD-MANAGEMENT TECHNIQUE FOR HIGH-SPEED DOMINO CIRCUITS
Tsai, Yu-Tzu
Huang, Hsiang-Hui
Hsu, Sheng-Wei
Cheng, Ching-Hwa
Guo, Jiun-In
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 394 - 397

← 1 2 3 4 5 →