共 50 条
- [31] The CMOS design of robust neural chip with the on-chip learning capability [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 426 - 429
- [32] Active noise cancellation using aggressor-aware clamping circuit for robust on-chip communication [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 325 - 329
- [33] Robust On-Chip Signaling by Staggered and Twisted Bundle [J]. IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 92 - 104
- [34] Robust technique for on-chip DC current measurements [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (04): : 371 - 378
- [35] A theoretical framework for on-chip stochastic communication analysis [J]. 2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 90 - +
- [36] Towards on-chip fault-tolerant communication [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 225 - 232
- [37] On-chip communication for neuro-glia networks [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (04): : 130 - 138
- [38] Communication Limits of On-Chip Graphene Plasmonic Interconnects [J]. PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 45 - 51