The CMOS design of robust neural chip with the on-chip learning capability

被引：0
|
作者：
Wu, CY [1 ]
Liu, RY [1 ]
Jou, IC [1 ]
ShyhJYE, FJ [1 ]
机构：
[1] NATL CHIAO TUNG UNIV,DEPT ELECT ENGN,INTEGRATED CIRCUITS & SYST LAB,HSINCHU 30050,TAIWAN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：426 / 429
页数：4
相关论文
共 50 条
  • [1] Design of a color reproduction neural network chip with on-chip learning capability
    Ker, JS
    Kuo, YH
    Liu, BD
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1023 - 1026
  • [2] An Embedded Probabilistic Neural Network with On-chip Learning Capability
    Wang, Jen-Huo
    Tang, Kea-Tiong
    Chen, Hsin
    [J]. 2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 29 - 32
  • [3] CMOS current-mode neural associative memory design with on-chip learning
    Wu, CY
    Lan, JF
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1996, 7 (01): : 167 - 181
  • [4] A CMOS feedforward neural-network chip with on-chip parallel learning for oscillation cancellation
    Liu, J
    Brooke, MA
    Hirotsu, K
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (05): : 1178 - 1186
  • [5] An on-chip learning neural network
    Bo, GM
    Caviglia, DD
    Valle, M
    [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
  • [6] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [7] A 50-neuron CMOS analog chip with on-chip digital learning: design, development, and experiments
    Salam, F
    Wang, YW
    Oh, HJ
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1999, 25 (05) : 357 - 378
  • [8] The multi-chip design of analog CMOS expandable modified Hamming neural network with on-chip learning and storage for pattern classification
    Lan, JF
    Wu, CY
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 565 - 568
  • [9] Design and electrical simulation of on-chip neural learning based on nanocomponents
    He, M.
    Klein, J. -O.
    Belhaire, E.
    [J]. ELECTRONICS LETTERS, 2008, 44 (09) : 575 - +
  • [10] The Design and Matching of THz On-chip Antenna in CMOS
    Xu, Lei-jun
    Tong, Fu-cheng
    Bai, Xue
    Mao, Han-ping
    [J]. 9TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT 2016) PROCEEDINGS, VOL 2, 2016, : 958 - 960
12345