Low temperature electrical performance of ultrathin oxide MOS capacitors with p+ poly-Si1-xGex and poly-Si gate materials

被引:0
|
作者
Jacob, AP [1 ]
Myrberg, T [1 ]
Yousif, MYA [1 ]
Nur, O [1 ]
Willander, M [1 ]
Lundgren, P [1 ]
Sveinbjörnsson, EÖ [1 ]
Caymax, M [1 ]
机构
[1] Chalmers Univ Technol, Dept Phys, Lab Phys Elect & Photon, Microtechnol Ctr MC2, S-41296 Gothenburg, Sweden
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low temperature electrical characterization of ultra thin oxide MOS capacitors with p(+) poly-Si1-xGex and poly-Si gate is performed. The investigated structures are suitable for future nano-scaled high speed MOSFET. The aim of this study is to compare the low temperature performance of poly-Si1-xGex and poly-Si gate MOS structures in the nanoscale channel length regime. Apart from the significant change in the flat band voltage, the result shows that the accumulation capacitance of these MOS structures decreases with temperature. Though this is not significant, there is a consistency seen with respect to the temperature for poly-Si and poly-Si1-xGex gated MOS capacitors. In addition the observed results are different from the metal gated MOS structures.
引用
收藏
页码:668 / 671
页数:4
相关论文
共 50 条
  • [41] Study of HfO2 high-k gate oxide for low-temperature poly-Si TFT
    Jung, JS
    Kwon, JY
    Xianyu, W
    Noguchi, T
    Jeong, SH
    Jeong, SW
    Roh, Y
    Noguchi, T
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 : S32 - S34
  • [42] Reliability of low temperature poly-Si GOLD (gate-overlapped LDD) structure TFTs
    Kawakita, T
    Nakagawa, H
    Uraoka, Y
    Fuyuki, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (11) : 1854 - 1859
  • [43] Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors
    Kimura, Mutsumi
    Inoue, Masashi
    Matsuda, Tokiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (07): : 341 - 344
  • [44] Gate array using low-temperature poly-Si thin-film transistors
    Kimura M.
    Inoue M.
    Matsuda T.
    IEICE Trans Electron, 2020, 7 (341-344): : 341 - 344
  • [45] Performance evaluation of the metal induced lateral crystallization (MILC)poly-Si1-XGeX thin films for optoelectronic applications
    Chen, CY
    Hsiao, R
    Ho, JJ
    8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XII, PROCEEDINGS: APPLICATIONS OF CYBERNETICS AND INFORMATICS IN OPTICS, SIGNALS, SCIENCE AND ENGINEERING, 2004, : 243 - 247
  • [46] An investigation of P type Low temperature poly-Si TFT under AC stress
    Chao, Chih-Wei
    Peng, Chia-Tien
    Lin, Kun Chih
    Gan, Feng-Yuan
    IDMC'07: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2007, 2007, : 567 - 568
  • [47] A Novel Gate Driver Working Under Depletion Mode Oxide TFTs Using Low-Temperature Poly-Si Oxide TFTs
    Kim, Junyeong
    Chen, Yuanfeng
    Lee, Suhui
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (11) : 1619 - 1622
  • [48] High-field degradation of poly-Si gate p-MOS and n-MOS devices with nitrided oxides
    Krause, Gernot
    Beug, M. Florian
    Ferretti, Ruediger
    Prasad, Sharad
    Hofmann, Karl R.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (03) : 473 - 478
  • [49] High performance driver monolithic low temperature poly-Si TFT-LCD
    Yamamoto, Y
    Morita, T
    Yamane, Y
    Funada, F
    Awane, K
    SHARP TECHNICAL JOURNAL, 1995, (63): : 5 - 8
  • [50] Fabrication of high performance low temperature poly-Si(LTPS) on flexible metal foil
    Park, Dong-Jin
    Kim, Yong-Hae
    Kim, Dae-Won
    Chung, Choong-Heui
    Moon, Jae-Hyun
    Lim, Jung-Wook
    Yun, Sun-Jin
    Lee, Jin Ho
    IDW/AD '05: PROCEEDINGS OF THE 12TH INTERNATIONAL DISPLAY WORKSHOPS IN CONJUNCTION WITH ASIA DISPLAY 2005, VOLS 1 AND 2, 2005, : 1137 - 1140