StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network

被引:26
|
作者
Chen, Gang [1 ]
Ling, Yehua [1 ]
He, Tao [2 ]
Meng, Haitao [2 ]
He, Shengyu [2 ]
Zhang, Yu [1 ]
Huang, Kai [1 ]
机构
[1] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510275, Peoples R China
[2] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China
基金
中国国家自然科学基金;
关键词
Binary neural network; FPGA accelerator; high-quality stereo estimation; real-time; ACCURATE;
D O I
10.1109/TCAD.2020.3012864
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Stereo estimation is essential to many applications such as mobile autonomous robots, most of which ask for real-time response, high energy, and storage efficiency. Deep neural networks (DNNs) have shown to yield significant gains in improving accuracy. However, these DNN-based algorithms are challenging to be deployed on energy and resource-constrained devices due to the high computational complexities of DNNs. In this article, we present StereoEngine, a fully pipelined end-to-end stereo vision accelerator that computes accurate dense depth in a real-time and energy-efficient manner. An efficient stereo algorithm is developed and optimized for a high-quality hardware-friendly implementation, that leverages binary neural network (BNN) to learn discriminative binary descriptors to improve the disparity. The design of StereoEngine is a standalone DNN-based stereo vision system where all processing procedures are implemented on a hardware platform. The effectiveness of StereoEngine is evaluated by comprehensive experiments. Compared with software-based implementations on the high-end and embedded Nvidia GPUs, StereoEngine achieves up to 3x, 13x, and 50x speedups, as well as up to 211x, 58x, and 73x energy efficiency improvement, respectively. Furthermore, StereoEngine achieves leading accuracy when compared to state-of-the-art hardware implementations on the challenging KITTI dataset.
引用
收藏
页码:4179 / 4190
页数:12
相关论文
共 50 条
  • [31] FPGA-based 1D-CNN accelerator for real-time arrhythmia classification
    Zheming Liu
    Xiaofeng Ling
    Yu Zhu
    Nan Wang
    Journal of Real-Time Image Processing, 2025, 22 (2)
  • [32] FPGA-Based High-Performance Data Compression Deep Neural Network Accelerator
    Wang, Hanze
    Fu, Yingxun
    Ma, Li
    2022 INTERNATIONAL CONFERENCE ON BIG DATA, INFORMATION AND COMPUTER NETWORK (BDICN 2022), 2022, : 563 - 569
  • [33] FPGA-Based Platform for Real-Time Internet
    Wielgosz, Maciej
    Panggabean, Mauritz
    Chilwan, Ameen
    Ronningen, Leif Arne
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2012, : 131 - 134
  • [34] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [35] An FPGA-Based Real-Time Event Sampler
    Penneman, Niels
    Perneel, Luc
    Timmerman, Martin
    De Sutter, Bjorn
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 364 - +
  • [36] FPGA-based Convolutional Neural Network Accelerator design using High Level Synthesize
    Ghaffari, Sina
    Sharifian, Saeed
    2016 2ND INTERNATIONAL CONFERENCE OF SIGNAL PROCESSING AND INTELLIGENT SYSTEMS (ICSPIS), 2016, : 29 - 34
  • [37] A High Utilization FPGA-Based Accelerator for Variable-Scale Convolutional Neural Network
    Li, Xin
    Cai, Yujie
    Han, Jun
    Zeng, Xiaoyang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 944 - 947
  • [38] FPGA-based low-complexity high-throughput real-time hardware accelerator for robust watermarking
    Ge, Hangqi
    Sha, Jin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (04) : 813 - 820
  • [39] LDF-BNN: A Real-Time and High-Accuracy Binary Neural Network Accelerator Based on the Improved BNext
    Wan, Rui
    Cen, Rui
    Zhang, Dezheng
    Wang, Dong
    MICROMACHINES, 2024, 15 (10)
  • [40] Real-Time FPGA-Based Hardware Neural Network for Fault Detection and Isolation in More Electric Aircraft
    Liu, Qin
    Liang, Tian
    Huang, Zhen
    Dinavahi, Venkata
    IEEE ACCESS, 2019, 7 : 159831 - 159841