StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network

被引:26
|
作者
Chen, Gang [1 ]
Ling, Yehua [1 ]
He, Tao [2 ]
Meng, Haitao [2 ]
He, Shengyu [2 ]
Zhang, Yu [1 ]
Huang, Kai [1 ]
机构
[1] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou 510275, Peoples R China
[2] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China
基金
中国国家自然科学基金;
关键词
Binary neural network; FPGA accelerator; high-quality stereo estimation; real-time; ACCURATE;
D O I
10.1109/TCAD.2020.3012864
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Stereo estimation is essential to many applications such as mobile autonomous robots, most of which ask for real-time response, high energy, and storage efficiency. Deep neural networks (DNNs) have shown to yield significant gains in improving accuracy. However, these DNN-based algorithms are challenging to be deployed on energy and resource-constrained devices due to the high computational complexities of DNNs. In this article, we present StereoEngine, a fully pipelined end-to-end stereo vision accelerator that computes accurate dense depth in a real-time and energy-efficient manner. An efficient stereo algorithm is developed and optimized for a high-quality hardware-friendly implementation, that leverages binary neural network (BNN) to learn discriminative binary descriptors to improve the disparity. The design of StereoEngine is a standalone DNN-based stereo vision system where all processing procedures are implemented on a hardware platform. The effectiveness of StereoEngine is evaluated by comprehensive experiments. Compared with software-based implementations on the high-end and embedded Nvidia GPUs, StereoEngine achieves up to 3x, 13x, and 50x speedups, as well as up to 211x, 58x, and 73x energy efficiency improvement, respectively. Furthermore, StereoEngine achieves leading accuracy when compared to state-of-the-art hardware implementations on the challenging KITTI dataset.
引用
收藏
页码:4179 / 4190
页数:12
相关论文
共 50 条
  • [41] FPGA-based low-complexity high-throughput real-time hardware accelerator for robust watermarking
    Hangqi Ge
    Jin Sha
    Journal of Real-Time Image Processing, 2019, 16 : 813 - 820
  • [42] Asymmetrical neural network for real-time and high-quality computer-generated holography
    Yu, Guangwei
    Wang, Jun
    Yang, Huan
    Guo, Zicheng
    Wu, Yang
    OPTICS LETTERS, 2023, 48 (20) : 5351 - 5354
  • [43] FPGA-based Accelerator for Convolutional Neural Network Application in Mobile Robotics
    Mazzetto, Lucas F. R.
    Castanho, Jose E. C.
    2023 LATIN AMERICAN ROBOTICS SYMPOSIUM, LARS, 2023 BRAZILIAN SYMPOSIUM ON ROBOTICS, SBR, AND 2023 WORKSHOP ON ROBOTICS IN EDUCATION, WRE, 2023, : 433 - 438
  • [44] A FPGA-based Accelerator of Convolutional Neural Network for Face Feature Extraction
    Ding, Ru
    Su, Guangda
    Bai, Guoqiang
    Xu, Wei
    Su, Nan
    Wu, Xingjun
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [45] FPGA-Based Unified Accelerator for Convolutional Neural Network and Vision Transformer
    Li T.
    Zhang F.
    Wang S.
    Cao W.
    Chen L.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2024, 46 (06): : 2663 - 2672
  • [46] An FPGA-based accelerator for deep neural network with novel reconfigurable architecture
    Jia, Han
    Ren, Daming
    Zou, Xuecheng
    IEICE ELECTRONICS EXPRESS, 2021, 18 (04):
  • [47] FPGA-based Training Accelerator Utilizing Sparseness of Convolutional Neural Network
    Nakahara, Hiroki
    Sada, Youki
    Shimoda, Masayuki
    Sayama, Kouki
    Jinguji, Akira
    Sato, Shimpei
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 180 - 186
  • [48] An FPGA-Based Computation-Efficient Convolutional Neural Network Accelerator
    Archana, V. S.
    2022 IEEE INTERNATIONAL POWER AND RENEWABLE ENERGY CONFERENCE, IPRECON, 2022,
  • [49] An Efficient FPGA-Based Dilated and Transposed Convolutional Neural Network Accelerator
    Wu, Tsung-Hsi
    Shu, Chang
    Liu, Tsung-Te
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (11) : 5178 - 5186
  • [50] Scalable FPGA-Based Convolutional Neural Network Accelerator for Embedded Systems
    Zhao, Jingyuan
    Yin, Zhendong
    Zhao, Yanlong
    Wu, Mingyang
    Xu, Mingdong
    2019 4TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND APPLICATIONS (ICCIA 2019), 2019, : 36 - 40