Design and Implementation of High Performance Viterbi Decoder for Mobile Communication Data Security

被引：0
|
作者：
Menakadevi, T. [1 ]
Madheswaran, M. [1 ]
机构：
[1] Anna Univ, Coimbatore, Tamil Nadu, India
来源：
COMPUTATIONAL INTELLIGENCE IN SECURITY FOR INFORMATION SYSTEMS | 2009年 / 63卷
关键词：
Data security; FPGA; Hardware Cryptography; Viterbi algorithm;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
With the ever increasing growth of data communication in the field of e-commerce transactions and mobile communication data security has gained utmost importance. However the conflicting requirements of power, area and throughput of such applications make hardware cryptography an ideal choice. Dedicated hardware devices such as FPGAs can run encryption routines concurrently with the host computer which runs other applications. The use of error correcting code has proven to be are effective way to overcome data corruption in digital communication channel. In this paper, we describe the design and implementation of a reduced complexity decode approach along with minimum power dissipation FPGAs for Mobile Communication data security.
引用
收藏
页码：69 / 76
页数：8
相关论文
共 50 条
  • [41] High performance Viterbi decoder using modified register exchange methods
    Han, JS
    Kim, TJ
    Lee, C
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 553 - 556
  • [42] Low power state-parallel relaxed adaptive viterbi decoder design and implementation
    Sun, Fei
    Zhang, Tong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4811 - +
  • [43] A high performance soft decision viterbi decoder for WLAN and broadband applications
    Abdul-Shakoor, Abdul-Rafeeq
    Szwarc, Valek
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2316 - +
  • [44] Design and implementation of a high performance network security processor
    Wang, Haixin
    Bai, Guoqiang
    Chen, Hongyi
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (03) : 309 - 325
  • [45] FPGA Based Design and Implementation of Modified Viterbi Decoder for a Wi-Fi Receiver
    Veshala, Mahender
    Padmaja, Tualsagari
    Ghanta, Karthik
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 525 - 529
  • [46] 180 Mbps Viterbi Decoder Design on FPGA for OFDM Modulator in Underwater Communication Applications
    Girish, N.
    Veena, M. B.
    INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 319 - 326
  • [47] Design and Implementation of the Parameterized Multi-Standard High-Throughput Radix-4 Viterbi Decoder on FPGA
    Li, Rongchun
    Dou, Yong
    Lei, Yuanwu
    Ni, Shice
    Guo, Song
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2012, E95B (05) : 1602 - 1611
  • [48] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
    Li, Q
    You, YX
    Wang, JX
    Ye, YZ
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
  • [49] Very Low Power Viterbi Decoder Employing Minimum Transition and Exchangeless Algorithms for Multimedia Mobile Communication
    Haridas, S. L.
    Choudhari, N. K.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (12) : 33 - 36
  • [50] RTL Level Implementation of High Speed-Low Power Viterbi Encoder & Decoder
    Singh, Pooran
    Vishvakarma, Santosh Kr
    2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2013, : 345 - 349
12345