Low temperature operation of 0.13 μm Partially-Depleted SOI nMOSFETs with floating body

被引：1
|
作者：
Pavanello, MA
Martino, JA
Mercha, A
Rafi, JM
Simoen, E
Claeys, C
van Meer, H
De Meyer, K
机构：
[1] Univ Sao Paulo, Lab Sistemas Integraveis, BR-05508900 Sao Paulo, Brazil
[2] State Univ Campinas, Ctr Semicond Components, Campinas, Brazil
[3] IMEC, B-3001 Louvain, Belgium
[4] Katholieke Univ Leuven, EE Dept, B-3001 Louvain, Belgium
来源：
JOURNAL DE PHYSIQUE IV | 2002年 / 12卷 / PR3期
关键词：
D O I：
10.1051/jp420020032
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
An extended low temperature study of 0.13mum Partially-Depleted Silicon-On-Insulator nMOSFETs without body contact is carried out. The impact of HALO doping characteristics on device output performance is investigated. The electrical properties of the technology are explored in terms of circuit applications both in digital and analog sense, The occurrence of inherent parasitic bipolar effects is also studied.
引用
收藏
页码：31 / 34
页数：4
相关论文
共 50 条
  • [21] Comparison Between the Behavior of Submicron Graded-Channel SOI nMOSFETs with Fully- and Partially-Depleted Operations in a Wide Temperature Range
    de Souza, M.
    Emam, M.
    Vanhoenacker-Janvier, D.
    Raskin, J. -P.
    Flandre, D.
    Pavanello, M. A.
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [22] 0.25 Mm SOI RF nMOSFETs depleted partially
    Li, Junfeng
    Yang, Rong
    Zhao, Yuyin
    Chai, Shumin
    Liu, Ming
    Xu, Qiuxia
    Qian, He
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (09): : 1061 - 1065
  • [23] Influence of body contact on the ESD protection performance in 0.35μm Partially-Depleted SOI Salicided CMOS Technology
    Wang, Zhongfang
    Xie, Chengmin
    Yue, Hongju
    Wu, Longsheng
    Liu, Youbao
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 7025 - 7031
  • [24] Effect of body-charge on fully- and partially-depleted SOI MOSFET design
    Sherony, MJ
    Wei, A
    Antoniadis, DA
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 125 - 128
  • [25] High-temperature DC and RF behaviors of partially-depleted SOI MOSFET transistors
    Emam, Mostafa
    Tinoco, Julio C.
    Vanhoenacker-Janvier, Danielle
    Raskin, Jean-Pierre
    SOLID-STATE ELECTRONICS, 2008, 52 (12) : 1924 - 1932
  • [26] Temperature-dependent kink effect model for partially-depleted SOI NMOS devices
    Lin, SC
    Kuo, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (01) : 254 - 258
  • [27] SIMULATION OF THE TRANSIENT CHARACTERISTICS OF PARTIALLY-DEPLETED AND FULLY-DEPLETED SOI MOSFETS
    TAI, GC
    KORMAN, CE
    MAYERGOYZ, ID
    SOLID-STATE ELECTRONICS, 1994, 37 (07) : 1387 - 1394
  • [28] AC floating body effects in partially depleted floating body SOI nMOS operated at elevated temperature: An analog circuit prospective
    Tseng, YC
    Huang, WM
    Hwang, C
    Woo, JCS
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (10) : 494 - 496
  • [29] Floating-body effects in partially depleted SOI CMOS circuits
    Lu, PE
    Chuang, CT
    Ji, J
    Wagner, LF
    Hsieh, CM
    Kuang, JB
    Hsu, LLC
    Pelella, MM
    Chu, SFS
    Anderson, CJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1241 - 1253
  • [30] Ultra low-power CMOS IC using partially-depleted SOI technology
    Ebina, A
    Kadowaki, T
    Sato, Y
    Yamaguchi, M
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 57 - 60
12345