Ultra low-power CMOS IC using partially-depleted SOI technology

被引：2
|
作者：
Ebina, A [1 ]
Kadowaki, T [1 ]
Sato, Y [1 ]
Yamaguchi, M [1 ]
机构：
[1] SEIKO EPSON CORP, Semicond Operat Div, IC R&D Dept, Fujimi, Nagano, Japan
来源：
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年
关键词：
D O I：
10.1109/CICC.2000.852617
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We developed the ultra low power IC for a wrist-watch application. The realized operation current and voltage were 30nA and 0.42V respectively. This extreme low power operation was achieved by taking full advantage of body-floated devices with the partially-depleted SOI CMOS technology.
引用
收藏
页码：57 / 60
页数：4
相关论文
共 50 条
  • [1] Ultra low power operation of partially-depleted SOI/CMOS integrated circuits
    Mashiko, K
    Ueda, K
    Yoshimura, T
    Hirota, T
    Wada, Y
    Takasoh, J
    Kubo, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11) : 1697 - 1704
  • [2] Partially depleted CMOS SOI technology for low power RF applications
    Tinella, C.
    Gianesello, F.
    Gloria, D.
    Raynaud, C.
    Delatte, P.
    Engelstein, A.
    Fournier, J. M.
    Benech, Ph.
    Jomaah, J.
    GAAS 2005: 13TH EUROPEAN GALLIUM ARSENIDE AND OTHER COMPOUND SEMICONDUCTORS APPLICATION SYMPOSIUM, CONFERENCE PROCEEDINGS, 2005, : 101 - 104
  • [3] Floating body effects in partially-depleted SOI CMOS circuits
    Lu, PF
    Ji, J
    Chuang, CT
    Wagner, LF
    Hsieh, CM
    Kuang, JB
    Hsu, L
    Pelella, MM
    Chu, S
    Anderson, CJ
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 139 - 144
  • [4] SOI partially-depleted ultra low voltage memory and digital circuit design
    Thomas, O
    Amara, A
    Valentian, A
    2005 International Conference on Integrated Circuit Design and Technology, 2005, : 211 - 215
  • [5] Technology of partially depleted CMOS/SOI
    Liu, Xin-Yu
    Sun, Hai-Feng
    Chen, Huan-Zhang
    Hu, Huan-Zhang
    Hai, Chao-He
    Liu, Zhong-Li
    He, Zhi-Jing
    Wu, De-Xin
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (06): : 806 - 810
  • [6] Bounding the severity of hysteretic transient effects in partially-depleted SOI CMOS
    Wei, A
    Antoniadis, DA
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 74 - 75
  • [7] Analytical modeling of the partially-depleted SOI MOSFET
    Hammad, MY
    Schroder, DK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (02) : 252 - 258
  • [8] Statistical characterization of partially-depleted SOI gates
    Kim, Kyung Ki
    Kim, Yong-Bin
    Park, N.
    Lombardi, F.
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 245 - +
  • [9] Influence of body contact on the ESD protection performance in 0.35μm Partially-Depleted SOI Salicided CMOS Technology
    Wang, Zhongfang
    Xie, Chengmin
    Yue, Hongju
    Wu, Longsheng
    Liu, Youbao
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 7025 - 7031
  • [10] Design methodology for minimizing hysteretic VT-variation in partially-depleted SOI CMOS
    Wei, A
    Antoniadis, DA
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 411 - 414
12345