Influence of body contact on the ESD protection performance in 0.35μm Partially-Depleted SOI Salicided CMOS Technology

被引:0
|
作者
Wang, Zhongfang [1 ]
Xie, Chengmin [1 ]
Yue, Hongju [1 ]
Wu, Longsheng [1 ]
Liu, Youbao [1 ]
机构
[1] Xian Microelect Tech Inst, Comp Res & Design Dept, Xian, Peoples R China
来源
关键词
body contact; ESD protection; floating body effect; H gate structure; BTS structure; SUPPRESSION; MOSFETS;
D O I
10.4028/www.scientific.net/AMR.383-390.7025
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Although body contact can solve the problem of floating body effect in the partially-depleted (PD) SOI technology, it still has important influence on the ESD protection performance. In order to investigate the influence of body contact on the ESD protection performance, three different structures are fabricated in 0.35 mu m PD SOI salicided CMOS technology, they are stick gate structure with body floating, H gate structure with body contact located outside the edge gate, and body tied source (BTS)structure with body contact placed intermittently along the source diffusion. The transmission line pulse generator(TLPG) measured results of these three different structures are compared and analyzed, both the stick gate structure with body floating and BTS structure have a better robustness level than H gate structure with body contact.
引用
收藏
页码:7025 / 7031
页数:7
相关论文
共 33 条
  • [1] Novel diode structures and ESD protection circuits in a 1.8-V 0.15-μm partially-depleted SOI salicided CMOS process
    Ker, MD
    Hung, KK
    Tang, HTH
    Huang, SC
    Chen, SS
    Wang, MC
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 91 - 96
  • [2] Floating body effects in partially-depleted SOI CMOS circuits
    Lu, PF
    Ji, J
    Chuang, CT
    Wagner, LF
    Hsieh, CM
    Kuang, JB
    Hsu, L
    Pelella, MM
    Chu, S
    Anderson, CJ
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 139 - 144
  • [3] Investigation on ESD robustness of CMOS devices in a 1.8-v 0.15-μm partially-depleted SOI salicide CMOS technology
    Ker, MD
    Hong, KK
    Chen, TY
    Tang, H
    Huang, SC
    Chen, SS
    Huang, CT
    Wang, MC
    Loh, YT
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 41 - 44
  • [4] A CAD-compatible SOI-CMOS gate array using 0.35 μm partially-depleted transistors
    Ueda, K
    Nii, K
    Wada, Y
    Maeda, S
    Iwamatsu, T
    Yamaguchi, Y
    Ipposhi, T
    Maegawa, S
    Mashiko, K
    Horiba, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02) : 205 - 211
  • [5] A 2.0V, 0.35μm partially depleted SOI-CMOS technology
    Mistry, K
    Grula, G
    Sleight, J
    Bair, L
    Stephany, R
    Flatley, R
    Skerry, P
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 583 - 586
  • [6] Tunneling source-body contact for partially-depleted SOI MOSFET
    Chen, VMC
    Woo, JCS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) : 1143 - 1147
  • [7] Tunneling source-body contact for partially-depleted SOI MOSFET
    Univ of California, Los Angeles, United States
    IEEE Trans Electron Devices, 7 (1143-1147):
  • [8] Ultra low-power CMOS IC using partially-depleted SOI technology
    Ebina, A
    Kadowaki, T
    Sato, Y
    Yamaguchi, M
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 57 - 60
  • [9] ESD robustness prediction and protection device design in partially depleted SOI technology
    Raha, P
    Smith, JC
    Miller, JW
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 1998, 38 (11) : 1723 - 1731
  • [10] Low temperature operation of 0.13 μm Partially-Depleted SOI nMOSFETs with floating body
    Pavanello, MA
    Martino, JA
    Mercha, A
    Rafi, JM
    Simoen, E
    Claeys, C
    van Meer, H
    De Meyer, K
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 31 - 34