Influence of body contact on the ESD protection performance in 0.35μm Partially-Depleted SOI Salicided CMOS Technology

被引:0
|
作者
Wang, Zhongfang [1 ]
Xie, Chengmin [1 ]
Yue, Hongju [1 ]
Wu, Longsheng [1 ]
Liu, Youbao [1 ]
机构
[1] Xian Microelect Tech Inst, Comp Res & Design Dept, Xian, Peoples R China
来源
关键词
body contact; ESD protection; floating body effect; H gate structure; BTS structure; SUPPRESSION; MOSFETS;
D O I
10.4028/www.scientific.net/AMR.383-390.7025
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Although body contact can solve the problem of floating body effect in the partially-depleted (PD) SOI technology, it still has important influence on the ESD protection performance. In order to investigate the influence of body contact on the ESD protection performance, three different structures are fabricated in 0.35 mu m PD SOI salicided CMOS technology, they are stick gate structure with body floating, H gate structure with body contact located outside the edge gate, and body tied source (BTS)structure with body contact placed intermittently along the source diffusion. The transmission line pulse generator(TLPG) measured results of these three different structures are compared and analyzed, both the stick gate structure with body floating and BTS structure have a better robustness level than H gate structure with body contact.
引用
收藏
页码:7025 / 7031
页数:7
相关论文
共 33 条
  • [21] Total dose performance at 77K of a radiation hard 0.35 μm CMOS SOI technology
    Jenkins, WC
    Liu, ST
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2204 - 2207
  • [22] Body-contact self-bias effect in partially depleted SOI-CMOS and alternatives to suppress floating body effect
    Zhou Jianhua
    Gao Minghui
    Pang, S. K.
    Zou Shichang
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [23] Body-contact self-bias effect in partially depleted SOI-CMOS and alternatives to suppress floating body effect
    周建华
    高明辉
    彭树根
    邹世昌
    半导体学报, 2011, 32 (02) : 33 - 37
  • [24] High-frequency performances of a partially depleted 0.18-μm SOI/CMOS technology at low supply voltage -: Influence of parasitic elements
    Ferlet-Cavrois, V
    Marcandella, C
    Musseau, O
    Leray, JL
    Pelloie, JL
    Martin, F
    Kolev, S
    Pasquet, D
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (07) : 265 - 267
  • [25] Low-voltage 0.35 mu m CMOS/SOI technology for high-performance ASIC's
    Adan, AO
    Naka, T
    Kaneko, S
    Urabe, D
    Higashi, K
    Kagisawa, A
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 427 - 430
  • [26] ESD protection design challenges for a high pin-count alpha microprocessor in a 0.13 μm CMOS SOI technology
    Juliano, PA
    Anderson, WR
    JOURNAL OF ELECTROSTATICS, 2004, 62 (2-3) : 113 - 131
  • [27] Novel 190V LIGBT-based ESD protection for 0.35μm Smart Power technology realized on SOI substrate
    Gevinti, Eleonora
    Cerati, Lorenzo
    Sambi, Marco
    Dissegna, Mariano
    Cecchetto, Luca
    Andreini, Antonio
    Tazzoli, Augusto
    Meneghesso, Gaudenzio
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 211 - +
  • [28] A NOVEL BODY SELF-BIASED TECHNIQUE FOR ENHANCED RF PERFORMANCE OF A SP8T ANTENNA SWITCH IN PARTIALLY DEPLETED CMOS-SOI TECHNOLOGY
    Zhang, Zhihao
    Huang, Liang
    Yu, Kai
    Zhang, Gary
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [29] Impact of gate tunneling floating-body charging on drain current transients of 0.10 μm-CMOS partially depleted SOI MOSFETs
    Rafí, JM
    Mercha, A
    Simoen, E
    Claeys, C
    SOLID-STATE ELECTRONICS, 2004, 48 (07) : 1211 - 1221
  • [30] Off-State Leakage Current Modeling in Low-Power/High-Performance Partially-Depleted (PD) Floating-Body (FB) SOI MOSFETs
    Chen, Qiang
    Goo, Jung-Suk
    Ly, Tran
    Chandrasekaran, Karthik
    Wu, Zhi-Yuan
    Thuruthiyil, Ciby
    Icel, Ali B.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 301 - 304