The efficient implementation of an array multiplier

被引：0
|
作者：
Wang, Guoping [1 ]
Shield, James [1 ]
机构：
[1] Indiana Univ, Purdue Univ, Ft Wayne, IN 46805 USA
来源：
2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005) | 2005年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multiplication is one of the basic and critical operations in the computations. Efficient implementations of multipliers are required in many applications. In this paper, a new implementation of the array multiplier for unsigned numbers is proposed which significantly reduces the silicon area compared to recently published array multiplier while with no penalty of speed and power. The proposed scheme is applicable for VLSI and FPGA application and it can be easily extended to signed number computations.
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [21] Efficient implementation of digit-serial Montgomery modular multiplier architecture
    Fatemi, Sahar
    Zare, Maryam
    Khavari, Amir Farzad
    Maymandi-Nejad, Mohammad
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 942 - 949
  • [22] FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders
    Gowreesrinivas, K. V.
    Sabbavarapu, Srinivas
    Samundiswary, Punniakodi
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2023, 13 (03) : 10698 - 10702
  • [23] Efficient implementation of digital filters using novel reconfigurable multiplier blocks
    Demirsoy, SS
    Kale, I
    Dempster, AG
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 461 - 464
  • [24] IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER
    Srividya
    IIOAB JOURNAL, 2016, 7 (02) : 3 - 8
  • [25] Implementation and Performance Analysis of Elliptic Curve Cryptography using an Efficient Multiplier
    Renita, J.
    Elizabeth, Edna N.
    Asokan, Nandhini
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (02) : 53 - 60
  • [26] Hardware implementation of Efficient modified Karatsuba multiplier used in elliptic curves
    Shohdy, Sameh M.
    El-Sisi, Ashraf B.
    Ismail, Nabil
    International Journal of Network Security, 2010, 11 (03) : 155 - 162
  • [27] Efficient complementary resistive switch-based crossbar array Booth multiplier
    Bhattacharjee, Debjyoti
    Siemon, Anne
    Linn, Eike
    Chattopadhyay, Anupam
    MICROELECTRONICS JOURNAL, 2017, 64 : 78 - 85
  • [28] Two-stage twos complement array complex multiplier algorithm and optical implementation
    Li, Guoqiang
    Liu, Liren
    Shao, Lan
    Guangxue Xuebao/Acta Optica Sinica, 1995, 15 (05): : 580 - 585
  • [29] Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier
    Jaiswal, Manish Kumar
    Cheung, Ray C. C.
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 376 - 382
  • [30] Efficient Implementation of Adder Circuits in Memristive Crossbar Array
    Thangkhiew, P. L.
    Gharpinde, Rahul
    Yadav, Dev Narayan
    Datta, Kamalika
    Sengupta, Indranil
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 207 - 212
12345