The efficient implementation of an array multiplier

被引：0

作者：

Wang, Guoping ^{[1
]}

Shield, James ^{[1
]}

机构：

[1] Indiana Univ, Purdue Univ, Ft Wayne, IN 46805 USA

来源：

2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005) | 2005年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Multiplication is one of the basic and critical operations in the computations. Efficient implementations of multipliers are required in many applications. In this paper, a new implementation of the array multiplier for unsigned numbers is proposed which significantly reduces the silicon area compared to recently published array multiplier while with no penalty of speed and power. The proposed scheme is applicable for VLSI and FPGA application and it can be easily extended to signed number computations.

引用

页码：12 / 16

页数：5

共 50 条

[31] Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation
Thamizharasan, V.
Parthipan, V.
SCIENTIFIC REPORTS, 2024, 14 (01)
[32] Efficient VLSI Implementation of a Finite Field Multiplier Using Reordered Normal Basis
Leboeuf, Karl
Namin, Ashkan Hosseinzadeh
Wu, Huapeng
Muscedere, Roberto
Ahmadi, Majid
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1218 - 1221
[33] An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata
B. Naresh Kumar Reddy
B. Veena Vani
G. Bhavya Lahari
Telecommunication Systems, 2020, 74 : 487 - 496
[34] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
[35] Efficient FPGA implementation of multiplier-adder - Quotient-remainder approach
Kobayashi, F
Tsujino, T
Saitoh, H
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 227 - 230
[36] Efficient implementation of multi-dimensional array redistribution
Guo, MY
Yamashita, N
Nakata, I
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (11) : 1195 - 1204
[37] Design and implementation of H/W efficient Multiplier: Reversible logic gate approach
Babulu, K.
Kamaraju, M.
Bujjibabu, P.
Pradeep, K.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1660 - 1664
[38] An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata
Reddy, B. Naresh Kumar
Vani, B. Veena
Lahari, G. Bhavya
TELECOMMUNICATION SYSTEMS, 2020, 74 (04) : 487 - 496
[39] DIVIDER MULTIPLIER CELLULAR ARRAY
MOISIN, LH
REVUE ROUMAINE DE PHYSIQUE, 1977, 22 (06): : 651 - 656
[40] An Area and Power-Efficient Cubic Array Multiplier Exploring Parallel Prefix Adders
Rosa, Morgana M. A.
Luiz Basso, Marcel
da Costa, Eduardo
2021 IEEE URUCON, 2021, : 31 - 35

← 1 2 3 4 5 →