The efficient implementation of an array multiplier

被引：0
|
作者：
Wang, Guoping [1 ]
Shield, James [1 ]
机构：
[1] Indiana Univ, Purdue Univ, Ft Wayne, IN 46805 USA
来源：
2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005) | 2005年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multiplication is one of the basic and critical operations in the computations. Efficient implementations of multipliers are required in many applications. In this paper, a new implementation of the array multiplier for unsigned numbers is proposed which significantly reduces the silicon area compared to recently published array multiplier while with no penalty of speed and power. The proposed scheme is applicable for VLSI and FPGA application and it can be easily extended to signed number computations.
引用
收藏
页码：12 / 16
页数：5
相关论文
共 50 条
  • [1] FPGA Implementation of Efficient Vedic Multiplier
    Pichhode, Khushboo
    Patil, Mukesh D.
    Shah, Divya
    Rohit, Chaurasiya B.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 565 - 570
  • [2] A versatile signed array multiplier suitable for VLSI implementation
    Wang, Q
    Shayan, YR
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 199 - 202
  • [3] Efficient Multiplier and FPGA Implementation for NTRU Prime
    Wu, Huapeng
    Gao, Xi
    2021 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2021,
  • [4] Efficient implementation of Montgomery modular multiplier on FPGA
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
  • [5] ASIC IMPLEMENTATION OF EFFICIENT FLOATING POINT MULTIPLIER
    Anuhya, Pasupuleti
    Dhanabal, R.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 138 - 141
  • [6] A novel VLSI divide and conquer implementation of the iterative array Multiplierδ
    Poonnen, Thomas
    Fam, Adly T.
    INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 723 - +
  • [7] Implementation of Folded FIR filter based on Pipelined Multiplier Array
    Jayan, Gopika
    Nair, Aswathy K.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 667 - 672
  • [8] Implementation of Efficient Vedic Multiplier and Its Performance Evaluation
    Mugatkar, Ashutosh
    Gajre, Suhas S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (15)
  • [9] Implementation of an Efficient Multiplier Using the Vedic Multiplication Algorithm
    Gulati, Paras
    Yadav, Harsh
    KumarTaleja, Manoj
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1440 - 1443
  • [10] Design and Implementation of MAC by Using Efficient Posit Multiplier
    Keerthi, T.
    Swami, Yashu
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
12345