共 50 条
- [1] 40 Gb/s clock recovery based on optical phase-locked loop [J]. Guangxue Xuebao/Acta Optica Sinica, 2007, 27 (08): : 1382 - 1386
- [3] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84
- [4] Design of the clock recovery circuit with a phase-locked loop for 40 Gb/s optical receivers [J]. 34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 757 - 759
- [6] Implementation of a phase-locked loop clock recovery module for 40 Gb/s optical receivers [J]. 2005 IEEE MTT-S International Microwave Symposium, Vols 1-4, 2005, : 2127 - 2130
- [8] 10Gb/s clock extraction and data regeneration circuit implemented with phase-locked loop [J]. 1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 1713 - 1716
- [9] 80Gb/s clock recovery with phase locked loop based on LiNbO3 modulators [J]. OPTICS EXPRESS, 2004, 12 (15): : 3488 - 3492
- [10] Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s [J]. 2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 388 - 389