80-to 10-Gb/s clock recovery using an electro-optic phase-locked loop

被引：0

作者：

Carruthers, TF ^{[1
]}

Lou, JW ^{[1
]}

机构：

[1] USN, Res Lab, Div Opt Sci, Washington, DC 20375 USA

来源：

ECOC'01: 27TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, VOLS 1-6 | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A Mach-Zehnder modulator is used as an electro-optic phase detector to look a local oscillator to the 10-GHz base rate of an 80-Gb/s time-division multiplexed data stream.

引用

页码：284 / 285

页数：2

共 50 条

[21] Novel approach to reduce the pattern effect in 10-Gb/s clock recovery
王桐
娄采云
霍力
高以智
[J]. Chinese Optics Letters, 2004, (02) : 69 - 71
[22] Clock and data recovery circuit for 10-Gb/s asynchronous optical packets
Kanellos, GT
Stampoulidis, L
Pleros, N
Houbavlis, T
Tsiokos, D
Kehayas, E
Avramopoulos, H
Guekos, G
[J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (11) : 1666 - 1668
[23] Nonlocal Nonlinear Electro-Optic Phase Dynamics Demonstrating 10 Gb/s Chaos Communications
Lavrov, Roman
Jacquot, Maxime
Larger, Laurent
[J]. IEEE JOURNAL OF QUANTUM ELECTRONICS, 2010, 46 (10) : 1430 - 1435
[24] 10 Gb/s broadband silicon electro-optic absorption modulator
Elshaari, Ali W.
Preble, Stefan F.
[J]. OPTICS COMMUNICATIONS, 2010, 283 (14) : 2829 - 2834
[25] Ultrafast Phase Comparator for Phase-Locked Loop-Based Optoelectronic Clock Recovery Systems
Gomez-Agis, Fausto
Oxenlowe, Leif Katsuo
Kurimura, Sunao
Ware, Cedric
Mulvad, Hans Christian Hansen
Galili, Michael
Erasme, Didier
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2009, 27 (13) : 2439 - 2448
[26] Wide bandwidth phase-locked diode laser with an intra-cavity electro-optic modulator
Le Gouet, J.
Kim, J.
Bourassin-Bouchet, C.
Lours, M.
Landragin, A.
Dos Santos, F. Pereira
[J]. OPTICS COMMUNICATIONS, 2009, 282 (05) : 977 - 980
[27] THEORETICAL MODELING AND SIMULATION OF PHASE-LOCKED LOOP (PLL) FOR CLOCK DATA RECOVERY (CDR)
Ashari, Z. M.
Nordin, A. N.
[J]. IIUM ENGINEERING JOURNAL, 2011, 12 (05): : 105 - 113
[28] An all-digital phase-locked loop (ADPLL)-based clock recovery circuit
Hsu, TY
Shieh, BJ
Lee, CY
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1063 - 1073
[29] A 10-Gb/s 180-GHz Phase-Locked-Loop Minimum Shift Keying Receiver
Dong, Shenggang
Momson, Ibukunoluwa
Kshattry, Sandeep
Yelleswarapu, Pavan
Choi, Wooyeol
Kenneth, K. O.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (03) : 681 - 693
[30] High-speed optical time-division multiplexed line- to base-rate clock recovery with an electro-optic phase locked loop
Carruthers, TF
Lou, JW
[J]. LEOS 2001: 14TH ANNUAL MEETING OF THE IEEE LASERS & ELECTRO-OPTICS SOCIETY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 157 - 158

← 1 2 3 4 5 →