A PVT-Tolerant Relaxation Oscillator in 65nm CMOS

被引:0
|
作者
Cimbili, B. [1 ]
Wang, D. [1 ]
Zhang, R. C. [1 ]
Tan, X. L. [2 ]
Chan, P. K. [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore
[2] MediaTek, Singapore, Singapore
关键词
PET insensitive circuit; relaxation oscillator; temperature compensation; current reference; voltage reference; TEMPERATURE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully-integrated CMOS relaxation oscillator (ROSC) using a process-voltage-temperature (PVT) insensitive current reference generator is presented. The oscillator is designed to generate a clock frequency of 64.4kHz in 65-nm CMOS technology for switched-capacitor circuit applications. The Monte-Carlo simulation results have shown that the ROSC is able to achieve 3.66% in the process sensitivity (sigma/mu. The output frequency variation is 1.71% over the temperature range front -20 degrees C to 100 degrees C and 0.73% over the supply variation front 1.2V to 2V. The power consumption of ROSC is 4.32 mu W at 1.2V supply. It has displayed better figure-of merit (FOM) against PVT variations with respect to other reported prior-art works.
引用
收藏
页码:2315 / 2318
页数:4
相关论文
共 50 条
  • [31] A 0.6V 50-to-145MHz PVT Tolerant Digital PLL with DCO-Dedicated ΔΣ LDO and Temperature Compensation Circuits in 65nm CMOS
    Zhang, Yudong
    Liu, Xiaofeng
    Rhee, Woogeun
    Jiang, Hanjun
    Wang, Zhihua
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [32] A 0.55V 100MHz ADPLL with ΔΣ LDO and Relaxation DCO in 65nm CMOS
    Zhang, Yudong
    Rhee, Woogeun
    Wang, Zhihua
    Kim, Taeik
    Park, Hojin
    2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 190 - 192
  • [33] A Programmable Gain Dynamic Residue Amplifier in 65nm CMOS
    Germano, Manuel
    Fernandez Bocco, Alvaro
    Reyes, Benjamin T.
    2023 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2023, : 52 - 56
  • [34] A Spatial-LDI Δ-Σ LNA Design in 65nm CMOS
    Silva, Nimasha
    Mandal, Soumyajit
    Belostotski, Leonid
    Madanayake, Arjuna
    2024 INTERNATIONAL APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY SYMPOSIUM, ACES 2024, 2024,
  • [35] Gilbert Cell Mixer Design in 65nm CMOS Technology
    Bekkaoui, M. Otmane
    2017 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE 2017), 2017, : 67 - 72
  • [36] A Low-Noise Analog Baseband in 65nm CMOS
    Elwan, Hassan
    Tekin, Ahmet
    Pedrotti, Kenneth
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [37] TI and MIT collaborate on subthreshold SRAM in 65nm CMOS
    不详
    SOLID STATE TECHNOLOGY, 2006, 49 (05) : 22 - 22
  • [38] Radiation Tolerant SRAM Cell Design in 65nm Technology
    Wang, JianAn
    Wu, Xue
    Tian, Haonan
    Li, Lixiang
    Shi, Shuting
    Chen, Li
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 255 - 262
  • [39] High performance CMOS variability in the 65nm regime and beyond
    Nassif, Sani
    Bernstein, Kerry
    Frank, David J.
    Gattiker, Anne
    Haensch, Wilfried
    Ji, Brian L.
    Nowak, Ed
    Pearson, Dale
    Rohrer, Norman J.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 569 - 571
  • [40] A 70 and 210 GHz LO generator in 65nm CMOS
    Bryant, Carl
    Lindstrand, Jonas
    Sjoland, Henrik
    Tormanen, Markus
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 195 - 197