A PVT-Tolerant Relaxation Oscillator in 65nm CMOS

被引：0

作者：

Cimbili, B. ^{[1
]}

Wang, D. ^{[1
]}

Zhang, R. C. ^{[1
]}

Tan, X. L. ^{[2
]}

Chan, P. K. ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore

[2] MediaTek, Singapore, Singapore

来源：

PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON) | 2016年

关键词：

PET insensitive circuit; relaxation oscillator; temperature compensation; current reference; voltage reference; TEMPERATURE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A fully-integrated CMOS relaxation oscillator (ROSC) using a process-voltage-temperature (PVT) insensitive current reference generator is presented. The oscillator is designed to generate a clock frequency of 64.4kHz in 65-nm CMOS technology for switched-capacitor circuit applications. The Monte-Carlo simulation results have shown that the ROSC is able to achieve 3.66% in the process sensitivity (sigma/mu. The output frequency variation is 1.71% over the temperature range front -20 degrees C to 100 degrees C and 0.73% over the supply variation front 1.2V to 2V. The power consumption of ROSC is 4.32 mu W at 1.2V supply. It has displayed better figure-of merit (FOM) against PVT variations with respect to other reported prior-art works.

引用

页码：2315 / 2318

页数：4

共 50 条

[41] Investigation on TSV impact on 65nm CMOS devices and circuits
Chaabouni, H.
Rousseau, M.
Leduc, P.
Farcy, A.
El Farhane, R.
Thuaire, A.
Haury, G.
Valentian, A.
Billiot, G.
Assous, M.
De Crecy, F.
Cluzel, J.
Toffoli, A.
Bouchu, D.
Cadix, L.
Lacrevaz, T.
Ancey, P.
Sillon, N.
Flechet, B.
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[42] Rigorous extraction of process variations for 65nm CMOS design
Zhao, Wei
Cao, Yu
Liu, Frank
Agarwal, Kanak
Acharyya, Dhruva
Nassif, Sani
Nowka, Kevin
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 89 - +
[43] A Quadrature Switched Capacitor Power Amplifier in 65nm CMOS
Yuan, Wen
Aparin, Vladimir
Dunworth, Jeremy
Seward, Lee
Walling, Jeffrey S.
PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, : 135 - 138
[44] A 2.5-GHz Low Phase Noise BAW-based Oscillator in 65nm CMOS Process
Liang, Jiajian
Zhu, Haoshen
Chen, Liang
Qin, Pei
Che, Wenquan
Xue, Quan
2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
[45] A TIA for optical networks-on-chip in 65nm CMOS
Polster, Robert
Jimenez, Jose Luis Gonzalez
Cassan, Eric
Vivien, Laurent
2015 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2015, : 109 - 110
[46] Setup for an Experimental Study of Radiation Effects in 65nm CMOS
Fritz, Bernhard
Veeravalli, Varadan Savulimedu
Steininger, Andreas
Simek, Vaclav
2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 329 - 336
[47] A Hybrid Adaptive CORDIC in 65nm SOTB CMOS Process
Hong-Thu Nguyen
Xuan-Thuan Nguyen
Cong-Kha Pham
Trong-Thuc Hoang
Duc-Hung Le
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2158 - 2161
[48] A 65nm CMOS Ka-band AGC Design
Liu, Zhang-fa
Wu, Jia-qian
2ND INTERNATIONAL CONFERENCE ON MODELING, SIMULATION AND OPTIMIZATION TECHNOLOGIES AND APPLICATIONS (MSOTA 2018), 2018, : 187 - 193
[49] A 2.5 GHz low phase noise oscillator design in 65nm CMOS technology with reduced current consumption
Dossou, Siegfried
Joblot, S.
Petit, D.
Ancey, P.
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 371 - 374
[50] A Sub-600mV, fluctuation tolerant 65nm CMOS SRAM array with dynamic cell biasing
Bhavnagarwala, Azeez
Kosonocky, Stephen
Chan, Yuen
Stawiasz, Kevin
Srinivasan, Urna
Kowalczyk, Steve
Ziegler, Matt
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 78 - 79

← 1 2 3 4 5 →