A design of general multiplier in GF(28) and FPGA implementation

被引：1
|
作者：
Yang, Xiaohui [1 ]
Dai, Zibin [1 ]
Yu, Xuerong [1 ]
Su, Jinhai [1 ]
机构：
[1] PLA Informat Engn Univ, Inst Elect Technol, Zhengzhou 450004, Peoples R China
来源：
2006 1ST INTERNATIONAL SYMPOSIUM ON PERVASIVE COMPUTING AND APPLICATIONS, PROCEEDINGS | 2006年
关键词：
finite field; GF (2(8)) multiplication; FPGA;
D O I：
10.1109/SPCA.2006.297444
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In the paper, we have introduced the theory of Generalized Multiplier in GF (2(8)). The design can be used in GF (2(8)) for arbitrary modulo polynomial. Based on the theory, we have implemented the circuit based on our design schemes, and take example in the various cipher algorithms application. Finally, we give the implementation result based on the FPGA of the family of Stratix II of Altera corporation.
引用
收藏
页码：503 / +
页数：2
相关论文
共 50 条
  • [21] Efficient implementation of Montgomery modular multiplier on FPGA
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
  • [22] Design of a dedicated reconfigurable multiplier in an FPGA
    Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China
    Pan Tao Ti Hsueh Pao, 2008, 11 (2218-2225): : 2218 - 2225
  • [23] High-Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation
    Thamizharasan, V.
    Kasthuri, N.
    IETE JOURNAL OF RESEARCH, 2023, 69 (05) : 2301 - 2309
  • [24] Design and FPGA Implementation of Optimized 32-Bit Vedic Multiplier and Square Architectures
    Sharma, Richa
    Kaur, Manjit
    Singh, Gurmohan
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 960 - 964
  • [25] Design and Implementation of Line Multiplier
    Shete, Pooja Vilas
    Mattada, Mahantesh P.
    Guhilot, Hansraj
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1851 - 1854
  • [26] An FPGA implementation of a GF(p) ALU for encryption processors
    Daly, A
    Marnane, W
    Kerins, T
    Popovici, E
    MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (5-6) : 253 - 260
  • [27] FPGA Implementation of Modular Multiplier in Residue Number System
    Kong, Yinan
    Hossain, Md Selim
    2018 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND INTELLIGENCE SYSTEM (IOTAIS), 2018, : 137 - 140
  • [28] FPGA design and implementation of a matrix multiplier based accelerator for 3D EKF SLAM
    Tertei, Daniel Tortei
    Piat, Jonathan
    Devy, Michel
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [29] Reliable ALU Design with Optimized Voltage and Implementation on 28nm FPGA
    Satyam, Kumar
    Pandey, B.
    Saigal, P.
    Kumar, T.
    Das, T.
    Yadav, Jyotsana
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON RELIABILTY, OPTIMIZATION, & INFORMATION TECHNOLOGY (ICROIT 2014), 2014, : 443 - 447
  • [30] FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier
    Thamizharasan, V
    Kasthuri, N.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (04) : 587 - 607
12345