Functional Equivalence Verification Tools in High-Level Synthesis Flows

被引：21

作者：

Mathur, Anmol ^{[1
]}

Clarke, Edmund ^{[2
]}

Fujita, Masahiro ^{[3
]}

Urard, Pascal ^{[4
]}

机构：

[1] Calypto Design Syst, Santa Clara, CA 95054 USA

[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA

[3] Univ Tokyo, Tokyo 1138654, Japan

[4] STMicroelectronics, Analog & Mixed Signals Grp, ST Technol R&D, Geneva, Switzerland

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2009年 / 26卷 / 04期

关键词：

Algorithm design and analysis; Analytical models; Arrays; Computational modeling; Computer bugs; Correctness; Data mining; Design and test; Formal analysis; Functional equivalence; Logic gates; Sequential equivalence; System-level model;

D O I：

10.1109/MDT.2009.79

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: High-level synthesis facilitates the use of formal verification methodologies that check the equivalence of the generated RTL model against the original source specification. The article provides an overview of sequential equivalence checking techniques, its challenges, and successes in real-world designs. -Andres Takach, Mentor Graphics © 2009 IEEE.

引用

页码：88 / 95

页数：8

共 50 条

[31] Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis
Lee, Chi-Hui
Shih, Che-Hua
Huang, Juinn-Dar
Jou, Jing-Yang
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[32] Application-Specific Arithmetic in High-Level Synthesis Tools
Uguen, Yohann
De Dinechin, Florent
Lezaud, Victor
Derrien, Steven
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2020, 17 (01)
[33] Review of Electronic Design Automation Tools for High-Level Synthesis
Madariaga, Ander
Jimenez, Jaime
Luis Martin, Jose
Bidarte, Unai
Zuloaga, Aitzol
2010 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2010, : 203 - 208
[34] Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains
Numan, Mostafa W.
Phillips, Braden J.
Puddy, Gavin S.
Falkner, Katrina
IEEE ACCESS, 2020, 8 : 174692 - 174722
[35] VERIFICATION OF HIGH-LEVEL PROTOCOL IMPLEMENTATIONS
WEAVING, K
COMPUTER COMMUNICATIONS, 1981, 4 (02) : 56 - 60
[36] A High-Level Synthesis and Verification Tool for Fixed to Floating Point Conversion
Aslan, Semih
Oruklu, Erdal
Saniie, Jafar
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 908 - 911
[37] A study about the efficiency of formal high-level synthesis applied to verification
Mendías, JM
Hermida, R
Peñalba, O
INTEGRATION-THE VLSI JOURNAL, 2002, 31 (02) : 101 - 131
[38] Equivalence Checking of Scheduling in High-Level Synthesis Using Deep State Sequences
Hu, Jian
Wang, Guanwu
Chen, Guilin
Wei, Xianglin
IEEE ACCESS, 2019, 7 : 183435 - 183443
[39] HIGH-LEVEL TOOLS FOR LANGUAGE IMPLEMENTATION
KOSKIMIES, K
PAAKKI, J
JOURNAL OF SYSTEMS AND SOFTWARE, 1991, 15 (02) : 115 - 131
[40] High-level description tools for humanoids
Fernandez-Carbajales, Victor
Martinez, Jose Maria
Moran, Francisco
MULTIMEDIA CONTENT REPRESENTATION, CLASSIFICATION AND SECURITY, 2006, 4105 : 387 - 394

← 1 2 3 4 5 →