Functional Equivalence Verification Tools in High-Level Synthesis Flows

被引：21

作者：

Mathur, Anmol ^{[1
]}

Clarke, Edmund ^{[2
]}

Fujita, Masahiro ^{[3
]}

Urard, Pascal ^{[4
]}

机构：

[1] Calypto Design Syst, Santa Clara, CA 95054 USA

[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA

[3] Univ Tokyo, Tokyo 1138654, Japan

[4] STMicroelectronics, Analog & Mixed Signals Grp, ST Technol R&D, Geneva, Switzerland

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2009年 / 26卷 / 04期

关键词：

Algorithm design and analysis; Analytical models; Arrays; Computational modeling; Computer bugs; Correctness; Data mining; Design and test; Formal analysis; Functional equivalence; Logic gates; Sequential equivalence; System-level model;

D O I：

10.1109/MDT.2009.79

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: High-level synthesis facilitates the use of formal verification methodologies that check the equivalence of the generated RTL model against the original source specification. The article provides an overview of sequential equivalence checking techniques, its challenges, and successes in real-world designs. -Andres Takach, Mentor Graphics © 2009 IEEE.

引用

页码：88 / 95

页数：8

共 50 条

[41] The method of equivalence verification for high level datapaths
Li, Dong-Hai
Ma, Guang-Sheng
Hu, Jing
Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2008, 29 (06): : 583 - 588
[42] HIGH-LEVEL SYNTHESIS
PAWLAK, A
MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
[43] Teaching Digital Electronics Courses Using High-Level Synthesis Tools
Navarro, Denis
Lucia, Oscar
Barragan, Luis A.
Urriza, Isidro
Artigas, Jose I.
2013 7TH IEEE INTERNATIONAL CONFERENCE ON E-LEARNING IN INDUSTRIAL ELECTRONICS (ICELIE), 2013, : 43 - 47
[44] Performance and Resource Modeling for FPGAs using High-Level Synthesis tools
Da Silva, Bruno
Braeken, An
D'Hollander, Erik H.
Touhafi, Abdellah
PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 : 523 - 531
[45] A Highly Configurable High-Level Synthesis Functional Pattern Library
Huang, Lan
Gao, Teng
Li, Dalin
Wang, Zihao
Wang, Kangping
ELECTRONICS, 2021, 10 (05) : 1 - 16
[46] High-level synthesis techniques for functional test pattern execution
Hong, IK
Kirovski, D
Kornegay, K
Potkonjak, M
INTEGRATION-THE VLSI JOURNAL, 1998, 25 (02) : 161 - 180
[47] Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification
Feng, Xiushan
Hu, Alan J.
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1063 - +
[48] High-level modeling and verification of cellular signaling
Miskov-Zivanov, Natasa
Zuliani, Paolo
Wang, Qinsi
Clarke, Edmund M.
Faeder, James R.
2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 162 - 169
[49] High-level verification of handwritten numeral strings
Oliveira, LS
Sabourin, R
Bortolozzi, F
Suen, CY
XIV BRAZILIAN SYMPOSIUM ON COMPUTER GRAPHICS AND IMAGE PROCESSING, PROCEEDINGS, 2001, : 36 - 43
[50] Verification of data-path and controller generation phase of high-level synthesis
Karfa, C.
Sarkar, D.
Mandal, C.
ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 315 - 320

← 1 2 3 4 5 →