Functional Equivalence Verification Tools in High-Level Synthesis Flows

被引：21

作者：

Mathur, Anmol ^{[1
]}

Clarke, Edmund ^{[2
]}

Fujita, Masahiro ^{[3
]}

Urard, Pascal ^{[4
]}

机构：

[1] Calypto Design Syst, Santa Clara, CA 95054 USA

[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA

[3] Univ Tokyo, Tokyo 1138654, Japan

[4] STMicroelectronics, Analog & Mixed Signals Grp, ST Technol R&D, Geneva, Switzerland

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2009年 / 26卷 / 04期

关键词：

Algorithm design and analysis; Analytical models; Arrays; Computational modeling; Computer bugs; Correctness; Data mining; Design and test; Formal analysis; Functional equivalence; Logic gates; Sequential equivalence; System-level model;

D O I：

10.1109/MDT.2009.79

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: High-level synthesis facilitates the use of formal verification methodologies that check the equivalence of the generated RTL model against the original source specification. The article provides an overview of sequential equivalence checking techniques, its challenges, and successes in real-world designs. -Andres Takach, Mentor Graphics © 2009 IEEE.

引用

页码：88 / 95

页数：8

共 50 条

[21] An overview of today's high-level synthesis tools
Meeus, Wim
Van Beeck, Kristof
Goedeme, Toon
Meel, Jan
Stroobandt, Dirk
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2012, 16 (03) : 31 - 51
[22] A Survey on Performance Optimization of High-Level Synthesis Tools
Huang, Lan
Li, Da-Lin
Wang, Kang-Ping
Gao, Teng
Tavares, Adriano
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2020, 35 (03) : 697 - 720
[23] An overview of today’s high-level synthesis tools
Wim Meeus
Kristof Van Beeck
Toon Goedemé
Jan Meel
Dirk Stroobandt
Design Automation for Embedded Systems, 2012, 16 : 31 - 51
[24] An Empirical Study of the Reliability of High-Level Synthesis Tools
Herklotz, Yann
Du, Zewei
Ramanathan, Nadesh
Wickerson, John
2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 219 - 223
[25] Circumventing Restrictions in commercial High-Level Synthesis Tools
Schafer, Benjamin Carrion
Sathe, Chaitali G.
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
[26] A Survey and Evaluation of FPGA High-Level Synthesis Tools
Nane, Razvan
Sima, Vlad-Mihai
Pilato, Christian
Choi, Jongsok
Fort, Blair
Canis, Andrew
Chen, Yu Ting
Hsiao, Hsuan
Brown, Stephen
Ferrandi, Fabrizio
Anderson, Jason
Bertels, Koen
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (10) : 1591 - 1604
[27] A Survey on Performance Optimization of High-Level Synthesis Tools
Lan Huang
Da-Lin Li
Kang-Ping Wang
Teng Gao
Adriano Tavares
Journal of Computer Science and Technology, 2020, 35 : 697 - 720
[28] High-Level Synthesis of Functional Patterns with LIFT
Kristien, Martin
Bodin, Bruno
Steuwer, Michel
Dubach, Christophe
ARRAY '2019: PROCEEDINGS OF THE 6TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON LIBRARIES, LANGUAGES AND COMPILERS FOR ARRAY PROGRAMMING, 2019, : 35 - 45
[29] Formal Verification of Optimizing Transformations during High-level Synthesis
Chouksey, Ramanuj
Karfa, Chandan
Bhaduri, Purandar
PROCEEDINGS OF THE 12TH INNOVATIONS ON SOFTWARE ENGINEERING CONFERENCE (ISEC), 2019,
[30] Efficient verification of scheduling, allocation and binding in high-level synthesis
Mendías, JM
Hermida, R
Molina, MC
Peñalba, O
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 308 - 315

← 1 2 3 4 5 →