共 50 条
- [41] A Wire-less SiC Power Module Using Flip-Chip Sintering Method [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
- [42] Intuitive and Inexpensive Method to Evaluate Flip Chip Bonding Parameters of Micro Bump with Wafer-Level Underfill Material using Glass Substrate [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 219 - 223
- [43] Single Sided Heating Method for Chip-to-Wafer Bonding with Submicron Cu/In Interconnects [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 38 - 41
- [44] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 343 - 353
- [45] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging [J]. IEEE Trans. Adv. Packag, 2006, 2 (343-353):
- [46] Investigation of void-free electroplating method on copper column based solder bump for flip-chip interconnections [J]. EMAP 2005: INTERNATIONAL SYMPOSIUM ON ELECTRONICS MATERIALS AND PACKAGING, 2005, : 112 - 117
- [47] Bonding method of semiconductor devices on piezoelectric substrate using laser enhanced flip-chip technology [J]. 2004 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-3, 2004, : 1892 - 1895
- [48] A Novel Method for Alignment Deviation Automatic Correction in Wafer-level Flip-chip Direct Packaging [J]. 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 551 - 555
- [49] Chip scale package for SAW filter on the oxidized porous silicon using flip-chip bonding and Cu plated metal wall [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 372 - 377