A Method of Fabricating Bump-Less Interconnects Applicable to Wafer-Scale Flip-Chip Bonding

被引:0
|
作者
Yamaji, Yasuhiro [1 ]
Yokoshima, Tokihiko [1 ]
Igawa, Noboru [1 ]
Kikuchi, Katsuya [1 ]
Nakagawa, Hiroshi [1 ]
Aoyagi, Masahiro [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, High Dens Interconnect Grp, Nanoelect Res Inst, Tsukuba, Ibaraki 3058568, Japan
关键词
D O I
10.1109/EPTC.2008.4763508
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A chemical flip-chip bonding method by electroless plating process has been developed. This method positively utilizes so-called "bridge" phenomenon between metal pads in electroless Ni-B plating, and enables bump-less interconnect without loading and/or heating at lower temperature (60 degrees C). The interconnect behavior was examined using test chips and substrates with various pad-to-pad configurations. The result confirmed that effective pad width and a ratio of pad pitch to pad width determine the completeness of the interconnection under the condition that distance between facing pads arc Sufficiently close. A potential of improved method was also demonstrated for fabricating finer pitch flip-chip interconnect with a minimum pad-pitch of 20 mu m.
引用
收藏
页码:657 / 662
页数:6
相关论文
共 50 条
  • [41] A Wire-less SiC Power Module Using Flip-Chip Sintering Method
    Liu, Yuncan
    Yan, Haidong
    Yang, Daoguo
    Li, Wangyun
    Liu, Chaohui
    Zhang, Yakun
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [42] Intuitive and Inexpensive Method to Evaluate Flip Chip Bonding Parameters of Micro Bump with Wafer-Level Underfill Material using Glass Substrate
    Aw, Jie Li
    Chong, Ser Choong
    Cereno, Daniel Ismael
    Teo, Keng Hwa
    Rao, Vempati Srinivasa
    [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 219 - 223
  • [43] Single Sided Heating Method for Chip-to-Wafer Bonding with Submicron Cu/In Interconnects
    Chang, Ching-Yun
    Lee, Shih-Wei
    Chang, Geng-Ming
    Chen, Kuan-Neng
    [J]. 2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 38 - 41
  • [44] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
    Liao, EB
    Tay, AAO
    Ang, SS
    Feng, HH
    Nagarajan, R
    Kripesh, V
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 343 - 353
  • [45] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
    Nano/Microsystem Integration Laboratory, National University of Singapore, Singapore 119077, Singapore
    不详
    不详
    不详
    [J]. IEEE Trans. Adv. Packag, 2006, 2 (343-353):
  • [46] Investigation of void-free electroplating method on copper column based solder bump for flip-chip interconnections
    Yamada, Hiroshi
    [J]. EMAP 2005: INTERNATIONAL SYMPOSIUM ON ELECTRONICS MATERIALS AND PACKAGING, 2005, : 112 - 117
  • [47] Bonding method of semiconductor devices on piezoelectric substrate using laser enhanced flip-chip technology
    Koh, K
    Kaneshiro, C
    Hohkawa, K
    [J]. 2004 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-3, 2004, : 1892 - 1895
  • [48] A Novel Method for Alignment Deviation Automatic Correction in Wafer-level Flip-chip Direct Packaging
    Guan, Junming
    Tang, Hui
    He, Sifeng
    Gao, Jian
    Chen, Xin
    Cui, Chengqiang
    [J]. 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 551 - 555
  • [49] Chip scale package for SAW filter on the oxidized porous silicon using flip-chip bonding and Cu plated metal wall
    Ha, ML
    Lee, JS
    Kwon, YS
    [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 372 - 377
  • [50] Interfacial reaction and joint reliability of fine-pitch flip-chip solder bump using stencil printing method
    Ha, Sang-Su
    Kim, Dae-Gon
    Kim, Jong-Woong
    Yoon, Jeong-Won
    Joo, Jin-Ho
    Shin, Young-Eui
    Jung, Seung-Boo
    [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (11) : 2640 - 2645