共 50 条
- [1] Silicon Based Wafer-level Packaging for Flip-chip LEDs [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [2] Materials challenges for wafer-level flip chip packaging [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 170 - 174
- [3] D-Band Flip-Chip Packaging with Wafer-Level Cu-pillar Bumps [J]. 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
- [5] Recent advances on a wafer-level flip chip packaging process [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 101 - 106
- [6] Wafer-Level Double-Layer Nonconductive Films for Flip-Chip Assembly [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (08): : 1258 - 1264
- [9] A Novel Alignment Technique in Wafer-Level Packaging of MEMS Components [J]. MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4564 - 4571
- [10] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 343 - 353