A Novel Method for Alignment Deviation Automatic Correction in Wafer-level Flip-chip Direct Packaging

被引:0
|
作者
Guan, Junming [1 ]
Tang, Hui [1 ]
He, Sifeng [1 ]
Gao, Jian [1 ]
Chen, Xin [1 ]
Cui, Chengqiang [1 ]
机构
[1] Guangdong Univ Technol, State Key Lab Precis Elect Mfg Technol & Equipmen, Guangzhou, Guangdong, Peoples R China
关键词
Flip-chip packaging; flexure; macro-micro composite; visual detection; nanopositioning stage; STAGE; MECHANISM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the alignment process of flip-chip packaging, it is a key challenge to accurately align the solder ball array (BGA) and substrate. Due to the increase in the number of chip pins and the density of solder balls, advanced flip-chip packaging technology sets new requirements for fast and accurate alignment and automatic correction compensation. That is, in addition to the high-precision positioning of the XY axis, high-precision theta-axis adjustments are required for real-time alignment deviations. In the traditional motion stages, linear motor and DDR motor series are adopted for cooperative precision positioning, causing the problem of multi-axis coupling errors, lower positioning efficiency, and complicated controlling process. Therefore, in order to automatically adjust the alignment error, combining with the traditional positioning stage in a macro-micro composite manner, a 3-RRR parallel flexure microcompensator (PFM) is designed in this paper. Aiming at the problem that the displacement sensor cannot effectively detect the coupling motion displacement of the PFM in XY theta-axes, the sub-pixel visual inspection method (SVI) is proposed to solve this problem. Finally, in order to evaluate the effectiveness of the method, with the SVI-based closed-loop PID control strategy, a series of tests are successfully implemented, the results prove that the X-axis tracking error rate is reduced to 1.5%, the Y-axis tracking error rate is reduced to 3.4%, and the theta-axis tracking error rate is kept within 0.5%.
引用
收藏
页码:551 / 555
页数:5
相关论文
共 50 条
  • [1] Silicon Based Wafer-level Packaging for Flip-chip LEDs
    Chen, Dong
    Zhang, Li
    Chen, Haijie
    Tan, K. H.
    Lai, C. M.
    [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [2] Materials challenges for wafer-level flip chip packaging
    Ma, BD
    Tong, QK
    Zhang, E
    Kong, SH
    Savoca, A
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 170 - 174
  • [3] D-Band Flip-Chip Packaging with Wafer-Level Cu-pillar Bumps
    Cao, Zhibo
    Stocchi, Matteo
    Wipf, Christian
    Lehmann, Jens
    Li, Lei
    Wipf, Selin Tolunay
    Wietstruck, Matthias
    Carta, Corrado
    Kaynak, Mehmet
    [J]. 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [4] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    [J]. MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [5] Recent advances on a wafer-level flip chip packaging process
    Tong, Q
    Ma, B
    Zhang, E
    Savoca, A
    Nguyen, L
    Quentin, C
    Luo, S
    Li, H
    Fan, L
    Wong, CP
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 101 - 106
  • [6] Wafer-Level Double-Layer Nonconductive Films for Flip-Chip Assembly
    Lee, SeYong
    Lee, HanMin
    Shin, Ji-Won
    Kim, Woojeong
    Choi, Taejin
    Paik, Kyung-Wook
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (08): : 1258 - 1264
  • [7] Wafer level flip chip packaging
    Tong, QK
    Ma, B
    Savoca, A
    [J]. MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244
  • [8] A Flip-Chip Alignment System With the Property of Deviation Self-Correction at the Nanoscale
    He, Sifeng
    Tang, Hui
    Zhang, Kaifu
    Chen, Chuangbin
    Wang, Jianglin
    Zhu, Zhongyuan
    Gao, Jian
    Cui, Chengqiang
    Chen, Xin
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (03) : 2345 - 2355
  • [9] A Novel Alignment Technique in Wafer-Level Packaging of MEMS Components
    Hamedi, M.
    Vismeh, M.
    Salimi, P.
    [J]. MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4564 - 4571
  • [10] Numerical analysis on compliance and electrical behavior of multi-copper-column flip-chip interconnects for wafer-level packaging
    Liao, EB
    Tay, AAO
    Ang, SS
    Feng, HH
    Nagarajan, R
    Kripesh, V
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (02): : 343 - 353