Multi-DSP Implementation of a H. 264/SVC Decoder

被引：0
|
作者：
Pescador, F. [1 ,2 ,3 ]
Daian, A. [3 ]
Fernandez, I. [3 ]
Juarez, E. [1 ,2 ,3 ]
Garrido, M. [1 ,2 ,3 ]
机构：
[1] Univ Politecn Madrid, Elect & Microelect Design Grp GDEM, E-28040 Madrid, Spain
[2] Univ Politecn Madrid, Res Ctr Software Engn & Multimedia CITS, E-28040 Madrid, Spain
[3] Univ Politecn Madrid, E-28040 Madrid, Spain
来源：
2013 IEEE 17TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the implementation of a Multi-DSP based video decoder compliant with the H. 264/SVC standard (14496-10 Annex G) is presented. An optimized single DSP-based decoder implementation has been splitted in two processes: the frame decoding (entropy decoding and motion compensation) and the deblocking filter. A multi-DSP device has been used to parallelize the execution of the processes. The performance has been measured using H.264/SVC sequences with different configurations.
引用
收藏
页码：145 / +
页数：2
相关论文
共 50 条
  • [31] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Kim, Jeong Hun
    Park, Ji Hwan
    Kim, Seon Wook
    Kim, Suki
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5587 - +
  • [32] IMPLEMENTATION OF AREA EFFICIENT H.264/AVC CAVLC DECODER
    Choi, Byung-Sik
    Lee, Jong-Yeol
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 135 - 138
  • [33] An efficient VLSI implementation of H.264/AVC entropy decoder
    Jongsik PARK
    Jeonhak MOON
    Seongsoo LEE
    Journal of Measurement Science and Instrumentation, 2010, 1(S1) (S1) : 143 - 146
  • [34] Implementation of H.264/AVC decoder for mobile video applications
    Lee, Suh Ho
    Park, Ji Hwan
    Kim, Seon Wook
    Ko, Sung Jea
    Kim, Suki
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 120 - +
  • [35] DESIGN OF HIGH-SPEED DIGITAL-FILTERS SUITABLE FOR MULTI-DSP IMPLEMENTATION
    HAYASHI, K
    DHAR, KK
    SUGAHARA, K
    HIRANO, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (02): : 202 - 217
  • [36] A MULTI-DSP RING ARRAY FOR CONNECTIONIST SIMULATIONS
    BECK, J
    MORGAN, N
    ALLMAN, E
    BEER, J
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 24 - 27
  • [37] A Multi-DSP Approach for Ultrasound Echo Processing
    Kim, Jaemin
    Lee, Seungheun
    Sohn, Hak-yeol
    WORLD CONGRESS ON MEDICAL PHYSICS AND BIOMEDICAL ENGINEERING 2006, VOL 14, PTS 1-6, 2007, 14 : 1551 - 1553
  • [38] RECONFIGURABLE RDMA COMMUNICATION FRAMEWORK OF MULTI-DSP
    Wang Qian Lv Dongqiang Zhou Feifei(61081 Army PLA
    JournalofElectronics(China), 2009, 26 (03) : 380 - 386
  • [39] Fast signature segmentation on a multi-DSP architecture
    Platzner, M
    Peters, L
    PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING, 1997, 3166 : 66 - 77
  • [40] Design and implementation of a multi-DSP based digital control system architecture for Modular Multilevel Converters
    Talon, E. L.
    Gavin, S.
    Siemaszko, D.
    Biya-Motto, F.
    Essimbi, B. Z.
    Carpita, M.
    2016 IEEE INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (PEMC), 2016, : 1182 - 1187
12345