Multi-DSP Implementation of a H. 264/SVC Decoder

被引：0
|
作者：
Pescador, F. [1 ,2 ,3 ]
Daian, A. [3 ]
Fernandez, I. [3 ]
Juarez, E. [1 ,2 ,3 ]
Garrido, M. [1 ,2 ,3 ]
机构：
[1] Univ Politecn Madrid, Elect & Microelect Design Grp GDEM, E-28040 Madrid, Spain
[2] Univ Politecn Madrid, Res Ctr Software Engn & Multimedia CITS, E-28040 Madrid, Spain
[3] Univ Politecn Madrid, E-28040 Madrid, Spain
来源：
2013 IEEE 17TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the implementation of a Multi-DSP based video decoder compliant with the H. 264/SVC standard (14496-10 Annex G) is presented. An optimized single DSP-based decoder implementation has been splitted in two processes: the frame decoding (entropy decoding and motion compensation) and the deblocking filter. A multi-DSP device has been used to parallelize the execution of the processes. The performance has been measured using H.264/SVC sequences with different configurations.
引用
收藏
页码：145 / +
页数：2
相关论文
共 50 条
  • [41] Parallel image understanding on a multi-DSP system
    Ercan, M. Fikret
    Computational Science and Its Applications - ICCSA 2007, Pt 2, Proceedings, 2007, 4706 : 1 - 12
  • [42] DESIGN A MULTI-DSP SYSTEM WITH JUST ONE BUS
    MULDER, T
    ELECTRONIC DESIGN, 1995, 43 (05) : 73 - &
  • [43] Optimization and implementation of H.264 encoder based on DSP platform
    Signal and Information Processing Lab, Beijing University of Technology, Beijing 100022, China
    Dianzi Yu Xinxi Xuebao, 2007, 12 (2970-2973):
  • [44] HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding
    Fabrice Urban
    Jean-François Nezan
    Mickaël Raulet
    Journal of Real-Time Image Processing, 2009, 4 : 23 - 31
  • [45] Embedded Multicore Implementation of a H.264 Decoder with Power Management Considerations
    Bilavarn, S.
    Belleudy, C.
    Auguin, M.
    Dupont, T.
    Fouilliart, A-M.
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 124 - +
  • [46] Implementation of picture sequence output in H.264 decoder based on FPGA
    Wu, Bin
    Guo, Shu-xu
    Wang, Ming-jiang
    Han, Bin
    2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 237 - 240
  • [47] The architecture of fast h.264 CAVLC decoder and its FPGA implementation
    George, Tony Gladvin
    Malmurugan, N.
    2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL II, PROCEEDINGS, 2007, : 389 - +
  • [48] VLSI implementation of H.264 video decoder for mobile multimedia application
    Park, Seong Mo
    Lee, Miyoung
    Kim, Seungchul
    Shin, Kyoung-Seon
    Kim, Igkyun
    Cho, Hanjin
    Jung, Heebum
    Lee, Dukdong
    ETRI JOURNAL, 2006, 28 (04) : 525 - 528
  • [49] H.264 video decoder design: Beyond RTL design implementation
    Kim, Youngsoo
    Edmonson, William
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 107 - 112
  • [50] VLSI implementation of CAVLC decoder for H.264/AVC video decoding
    Chen, Guanghua
    Wan, Fenfang
    Ma, Shiwei
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 352 - +
12345