Multi-DSP Implementation of a H. 264/SVC Decoder

被引：0
|
作者：
Pescador, F. [1 ,2 ,3 ]
Daian, A. [3 ]
Fernandez, I. [3 ]
Juarez, E. [1 ,2 ,3 ]
Garrido, M. [1 ,2 ,3 ]
机构：
[1] Univ Politecn Madrid, Elect & Microelect Design Grp GDEM, E-28040 Madrid, Spain
[2] Univ Politecn Madrid, Res Ctr Software Engn & Multimedia CITS, E-28040 Madrid, Spain
[3] Univ Politecn Madrid, E-28040 Madrid, Spain
来源：
2013 IEEE 17TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the implementation of a Multi-DSP based video decoder compliant with the H. 264/SVC standard (14496-10 Annex G) is presented. An optimized single DSP-based decoder implementation has been splitted in two processes: the frame decoding (entropy decoding and motion compensation) and the deblocking filter. A multi-DSP device has been used to parallelize the execution of the processes. The performance has been measured using H.264/SVC sequences with different configurations.
引用
收藏
页码：145 / +
页数：2
相关论文
共 50 条
  • [1] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
    Pescador, F.
    Juarez, E.
    Raulet, M.
    Sanz, C.
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 705 - 712
  • [2] A DSP Based H.264/SVC Decoder for a Multimedia Terminal
    Pescador, F.
    Samper, D.
    Raulet, M.
    Juarez, E.
    Sanz, C.
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 401 - +
  • [3] Parallel processing of H.264 on a multi-DSP platform
    Xi J.
    Chen J.
    Liu J.
    Ao T.-Y.
    Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2010, 31 (06): : 736 - 742
  • [4] Implementation of H.264 decoder on sandblaster DSP
    Ramadurai, V
    Jinturkar, S
    Moudgill, M
    Glossner, J
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 694 - 698
  • [5] Design and Implementation of H.264/SVC Decoder Forecast Module on ASIC
    Chen Xi
    Wu Zongze
    Xie Shengli
    Liu Jinhai
    MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION IV, PTS 1 AND 2, 2012, 128-129 : 1371 - 1377
  • [6] A Test Bench for Distortion-Energy Optimization of a DSP-Based H.264/SVC Decoder
    Pescador, F.
    Juarez, E.
    Samper, D.
    Sanz, C.
    Raulet, M.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 123 - 129
  • [7] Fast Mode Decision Algorithm for H. 264/SVC
    Balaji, L.
    Thyagharajan, K. K.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON FRONTIERS OF INTELLIGENT COMPUTING: THEORY AND APPLICATIONS (FICTA) 2014, VOL 2, 2015, 328 : 405 - 412
  • [8] Implementation of a H.264/AVC SVC Decoder with Multi-symbol Prediction CAVLC for Advanced T-DMB Receiver
    Kim, Dong-Sun
    Lee, Seung-Yerl
    Lee, Sang-Seol
    Ahn, Jae-Hun
    Cho, Byeong-Ho
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (04) : 2819 - 2825
  • [9] An Efficient Implementation for H.264 Decoder
    Deng, Hongtao
    Zhu, Xu
    Chen, Zheng
    PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 6, 2010, : 41 - 44
  • [10] Implementation of an extended simulator for the HF channel on a multi-DSP board
    Van der Perre, L
    Van de Capelle, A
    Ade, M
    Lauwereins, R
    SEVENTH INTERNATIONAL CONFERENCE ON HF RADIO SYSTEMS AND TECHNIQUES, 1997, (441): : 373 - 377
12345