Application of submodeling technique to transient drop impact analysis of board-level stacked die packages

被引:0
|
作者
Hsu, Hsiang-Chen
Hsu, Yu-Chia
Lee, Hui-Yu
Yeh, Chang-Lin
Lai, Yi-Shao
机构
关键词
submodeling technique; support excitation scheme; pulse-controlled board-level drop test; stacked-die; cut boundary;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The objective of this research is to investigate the effects of board-level drop test based on the support excitation scheme incoporated with the submodel technique for stacked-die packages. This paper also demonstrates the transient dynamic response for lead-free SAC405 (95.5Sn4Ag0.5Cu) solder balls subject to JEDEC pulse-controlled board-level drop test standard JESD22-B110A Condition B[1]. To evaluate the structure of the interested area, a strip model sliced from the full test vehicle is used in this research. In addition, the submodel region is particularly chosen with strip model by performing the cut boundary interpolation. The envelope of equivalent stress for the outermost solder joint off the end of the strip model is plot to show the potential solder failure mode and mechanism. The cut boundary of submodel is verified and the mesh density of submodel is examined. For a refinery mesh of submodel, parametric studies are carried out to study the reliability of the outermost solder joint, and the results are summarized as design rules for the development of stacked-die packages.
引用
收藏
页码:412 / 418
页数:7
相关论文
共 50 条
  • [31] Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition
    Lai, YS
    Yang, PF
    Yeh, CL
    MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) : 645 - 650
  • [32] Modeling board-level four-point bend fatigue and impact drop tests
    Che, F. X.
    Pang, John H. L.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 443 - +
  • [33] Study on the board-level drop test of WLCSP with RDL by finite element analysis
    Zhai Xinduo
    Wang Jun
    Guo Hongyan
    Zhang Li
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 539 - +
  • [34] Transient thermal analysis for board-level chip-scale packages subjected to coupled power and thermal cycling test conditions
    Wang, Tong Hong
    Lee, Chang-Chi
    Lai, Yi-Shao
    Lin, Yu-Cheng
    JOURNAL OF ELECTRONIC PACKAGING, 2006, 128 (03) : 281 - 284
  • [35] Comparison of mechanical response of PCBs subjected to product-level and board-level drop impact tests
    Ong, YC
    Shim, VPW
    Chai, TC
    Lim, CT
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 223 - 227
  • [36] Empirical correlation between package-level ball impact test and board-level drop reliability
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Chen, Tsan-Hsien
    MICROELECTRONICS RELIABILITY, 2007, 47 (07) : 1127 - 1134
  • [37] Insights into correlation between board-level drop reliability and package-level ball impact test
    Yeh, Chang-Lin
    Lai, Yi-Shao
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 455 - +
  • [38] Finite Element Prediction of Stack-Die Packages under Board Level Drop Test
    Hsu, Hsiang-Chen
    Hsu, Yu-Chia
    Yeh, Chan-Lin
    Lai, Yi-Shao
    ADVANCED MANUFACTURE: FOCUSING ON NEW AND EMERGING TECHNOLOGIES, 2008, 594 : 169 - +
  • [39] Polymeric Reinforcement Approaches and Materials Selection to Improve Board-Level Drop Reliability of SnAgCu Soldered Area Array Packages
    Shi, Hongbin
    Tian, Cuihua
    Pecht, Michael
    Ueda, Toshitsugu
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 219 - 230
  • [40] Finite element model updating of board-level electronic packages by factorial analysis and modal measurements
    Gharaibeh, Mohammad
    MICROELECTRONICS INTERNATIONAL, 2018, 35 (02) : 74 - 84