Application of submodeling technique to transient drop impact analysis of board-level stacked die packages

被引:0
|
作者
Hsu, Hsiang-Chen
Hsu, Yu-Chia
Lee, Hui-Yu
Yeh, Chang-Lin
Lai, Yi-Shao
机构
关键词
submodeling technique; support excitation scheme; pulse-controlled board-level drop test; stacked-die; cut boundary;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The objective of this research is to investigate the effects of board-level drop test based on the support excitation scheme incoporated with the submodel technique for stacked-die packages. This paper also demonstrates the transient dynamic response for lead-free SAC405 (95.5Sn4Ag0.5Cu) solder balls subject to JEDEC pulse-controlled board-level drop test standard JESD22-B110A Condition B[1]. To evaluate the structure of the interested area, a strip model sliced from the full test vehicle is used in this research. In addition, the submodel region is particularly chosen with strip model by performing the cut boundary interpolation. The envelope of equivalent stress for the outermost solder joint off the end of the strip model is plot to show the potential solder failure mode and mechanism. The cut boundary of submodel is verified and the mesh density of submodel is examined. For a refinery mesh of submodel, parametric studies are carried out to study the reliability of the outermost solder joint, and the results are summarized as design rules for the development of stacked-die packages.
引用
收藏
页码:412 / 418
页数:7
相关论文
共 50 条
  • [41] Novel stress analysis method on board-level during drop tests for electrical components
    Huotari, J.
    Inkeri, T.
    MICROELECTRONICS RELIABILITY, 2022, 138
  • [42] Novel stress analysis method on board-level during drop tests for electrical components
    Huotari, J.
    Inkeri, T.
    Microelectronics Reliability, 2022, 138
  • [43] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Chiang, Kuo-Ning
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
  • [44] Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification
    Noh, Taejoon
    Jeong, Haksan
    Jung, Seung-Boo
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (07): : 1200 - 1206
  • [45] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
  • [46] Impact life prediction modeling of TFBGA packages under board level drop test
    Tee, TY
    Ng, HS
    Lim, CT
    Pek, E
    Zhong, ZW
    MICROELECTRONICS RELIABILITY, 2004, 44 (07) : 1131 - 1142
  • [47] Board-Level Drop Impact Reliability Analysis of Dual-Side Molding System-in-Package (SiP) Modules
    Shih, Meng-Kai
    Wu, Nan-Yi
    Lai, Wei-Hong
    Chen, Tang-Yuan
    Kao, Chin-Li
    Hung, C. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 215 - 221
  • [48] Experimental and numerical analysis of BGA lead-free solder joint reliability under board-level drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhao, Jun feng
    MICROELECTRONICS RELIABILITY, 2009, 49 (01) : 79 - 85
  • [49] Reliability analysis and parameter optimisation of board-level BGA packaging structures under thermal-drop impact load
    Sun, Yanxi
    Zhen, Zixin
    Yang, Xuexia
    Zhu, Miao
    Chang, Chao
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2025,
  • [50] Failure Analysis of Halogen-Free Printed Circuit Board Assembly Under Board-Level Drop Test
    Chang, Hung-Jen
    Zhan, Chau-Jie
    Chang, Tao-Chih
    Chou, Jung-Hua
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (01)