Application of submodeling technique to transient drop impact analysis of board-level stacked die packages

被引:0
|
作者
Hsu, Hsiang-Chen
Hsu, Yu-Chia
Lee, Hui-Yu
Yeh, Chang-Lin
Lai, Yi-Shao
机构
关键词
submodeling technique; support excitation scheme; pulse-controlled board-level drop test; stacked-die; cut boundary;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The objective of this research is to investigate the effects of board-level drop test based on the support excitation scheme incoporated with the submodel technique for stacked-die packages. This paper also demonstrates the transient dynamic response for lead-free SAC405 (95.5Sn4Ag0.5Cu) solder balls subject to JEDEC pulse-controlled board-level drop test standard JESD22-B110A Condition B[1]. To evaluate the structure of the interested area, a strip model sliced from the full test vehicle is used in this research. In addition, the submodel region is particularly chosen with strip model by performing the cut boundary interpolation. The envelope of equivalent stress for the outermost solder joint off the end of the strip model is plot to show the potential solder failure mode and mechanism. The cut boundary of submodel is verified and the mesh density of submodel is examined. For a refinery mesh of submodel, parametric studies are carried out to study the reliability of the outermost solder joint, and the results are summarized as design rules for the development of stacked-die packages.
引用
收藏
页码:412 / 418
页数:7
相关论文
共 50 条
  • [21] Response spectra analysis for transient structural responses of board-level electronic packages subjected to half-sine impact acceleration pulses
    Yeh, CL
    Tsai, TY
    Lai, YS
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 81 - 88
  • [22] Effects of different drop test conditions on board-level reliability of chip-scale packages
    Lai, Yi-Shao
    Yang, Po-Chuan
    Yeh, Chang-Lin
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 274 - 281
  • [23] Structural design optimization for board-level drop reliability of wafer-level chip-scale packages
    Tsai, Tsung-Yueh
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chen, Rong-Sheng
    MICROELECTRONICS RELIABILITY, 2008, 48 (05) : 757 - 762
  • [24] An approach to adjust the board-level drop test conditions to improve the correlation with product-level drop impact
    Mattila, T. T.
    Ruotoistenmaki, H.
    Raami, J.
    Hokka, J.
    Makela, M.
    Hussa, E.
    Sillanpaa, M.
    Halkola, V.
    MICROELECTRONICS RELIABILITY, 2014, 54 (04) : 785 - 795
  • [25] Chip EOS Issue Analysis in Board-Level Application
    Wenke , Huang
    Fujun, Guo
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [26] Dynamic response of a board-level electronic package under drop impact load
    State Key Laboratory of Mechanical System and Vibration, School of Mechanical Engineering, Shanghai Jiaotong University, Shanghai 200240, China
    J Vib Shock, 2008, 6 (108-113):
  • [27] Performance assessment on board-level drop reliability for chip scale packages (fine-pitch BGA)
    Chong, Desmond Y. R.
    Che, F. X.
    Xu, L. H.
    Toh, H. J.
    Pang, John H. L.
    Xiong, B. S.
    Lim, B. K.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 356 - +
  • [28] Effects of Different Kinds of Underfills and Temperature-Humidity Treatments on Drop Reliability of Board-Level Packages
    Noh, Bo-In
    Yoon, Jeong-Won
    Ha, Sang-Ok
    Jung, Seung-Boo
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (02) : 224 - 231
  • [29] Reliability Researches of PBGA Solder Joints under Board-Level Drop Impact
    Yang Xuexia
    Zhang Yu
    Shu Xuefeng
    RARE METAL MATERIALS AND ENGINEERING, 2012, 41 : 595 - 599
  • [30] Correlation between package-level ball impact test and board-level drop test
    Yeh, CL
    Lai, YS
    Chang, HC
    Chen, TH
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 270 - 275