An adaptive viterbi decoder on the dynamically reconfigurable processor

被引：6
|
作者：
Abe, Sbobei
Hasegawa, Yohei
Toi, Takao
Inuo, Takeshi
Amano, Hidebaru
机构：
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 223, Japan
[2] NEC Syst Devices Res Labs, Kawasaki, Kanagawa 2118668, Japan
来源：
2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/FPT.2006.270329
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In order to evaluate practical adaptive computing on dynamically reconfigurable processors, several Viterbi decoders with different constraint variables are implemented on NEC Electronics' DRP-1. By switching designs, its throughput varies from 4.71 Mbps to 9.95 Mbps and its power consumption does from 423.93 mW to 1028.97 mW at the fixed throughput in response to the Signal to Noise Ratio. The power can be saved up to 58.3% and the throughput can be improved 2.1 times by switching designs appropriately when the distance of the base station and the mobile terminal is not very long.
引用
收藏
页码：285 / 288
页数：4
相关论文
共 50 条
  • [1] A dynamically adaptive hardware on dynamically reconfigurable processor
    Amano, H
    Jouraku, A
    Anjo, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (12) : 3385 - 3391
  • [2] A reconfigurable, power-efficient adaptive Viterbi decoder
    Tessier, R
    Swaminathan, S
    Ramaswamy, R
    Goeckel, D
    Burleson, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (04) : 484 - 488
  • [3] Variable length decoder on dynamically reconfigurable cell array processor
    Komoku, K
    Morishita, T
    Hatano, F
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 147 - 154
  • [4] A reconfigurable viterbi decoder architecture
    Chadha, K
    Cavallaro, JR
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 66 - 71
  • [5] An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor
    Hasegawa, Y
    Abe, S
    Matsutani, H
    Amano, H
    Anjo, K
    Awashima, T
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 163 - 170
  • [6] A reconfigurable viterbi decoder for a communication platform
    Ahmed, Imran
    Arslan, Tughrul
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 435 - 440
  • [7] A Reconfigurable Viterbi Decoder for SDR and Mobile Communications
    Pradhan, Ashish Kumar
    Nandy, S. K.
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND APPLICATIONS (ICHPCA), 2014,
  • [8] Generator of dynamically reconfigurable processor
    Sega, Takahiko
    Kanasugi, Akinori
    Ando, Ki
    ARTIFICIAL LIFE AND ROBOTICS, 2015, 20 (02) : 103 - 108
  • [9] A Dynamically Reconfigurable ECC Decoder Architecture
    Sani, Awais
    Coussy, Philippe
    Chavet, Cyrille
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1437 - 1440
  • [10] Application of a dynamically reconfigurable cell-array processor to an MPEG-2 video decoder
    Komoku, K
    Hatano, F
    Morishita, T
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 42 - 49
12345