An adaptive viterbi decoder on the dynamically reconfigurable processor

被引：6
|
作者：
Abe, Sbobei
Hasegawa, Yohei
Toi, Takao
Inuo, Takeshi
Amano, Hidebaru
机构：
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa 223, Japan
[2] NEC Syst Devices Res Labs, Kawasaki, Kanagawa 2118668, Japan
来源：
2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/FPT.2006.270329
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In order to evaluate practical adaptive computing on dynamically reconfigurable processors, several Viterbi decoders with different constraint variables are implemented on NEC Electronics' DRP-1. By switching designs, its throughput varies from 4.71 Mbps to 9.95 Mbps and its power consumption does from 423.93 mW to 1028.97 mW at the fixed throughput in response to the Signal to Noise Ratio. The power can be saved up to 58.3% and the throughput can be improved 2.1 times by switching designs appropriately when the distance of the base station and the mobile terminal is not very long.
引用
收藏
页码：285 / 288
页数：4
相关论文
共 50 条
  • [41] A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing
    Rossi, Davide
    Campi, Fabio
    Spolzino, Simone
    Pucillo, Stefano
    Guerrieri, Roberto
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1615 - 1626
  • [42] Exploiting slack time in dynamically reconfigurable processor architectures
    Schweizer, Thomas
    Oppold, Tobias
    Oliveira Filho, Julio
    Eisenhardt, Sven
    Blocher, Kai
    Rosenstiel, Wolfgang
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 381 - 384
  • [43] A compiler for a dynamically reconfigurable processor with cell array structures
    Hatano, F
    Morishita, T
    Komoku, K
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 96 - 103
  • [44] Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC
    Ahmad, B.
    Erdogan, Ahmet T.
    Khawam, Sami
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 405 - +
  • [45] Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform
    La Rosa, A
    Passerone, C
    Gregoretti, F
    Lavagno, L
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1218 - 1223
  • [46] A dynamically-reconfigurable, power-efficient turbo decoder
    Liang, J
    Tessier, R
    Goeckel, D
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 91 - 100
  • [47] 256-state rate 1/2 Viterbi decoder on TTA processor
    Salmela, P
    Järvinen, T
    Sipilä, T
    Takala, J
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 370 - 375
  • [48] A parallel hybrid merge-select sorting scheme for K-best LSD MIMO decoder on a dynamically reconfigurable processor
    Wang, Zong
    Erdogan, Ahmet T.
    Arslan, Tughrul
    2010 IEEE 21ST INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2010, : 960 - 965
  • [49] High Performance Reconfigurable Viterbi Decoder Design for Multi-Standard Receiver
    Mostafa, Khloud
    Hussein, Aziza
    Youness, Hassan
    Moness, Mohammed
    2016 33RD NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2016, : 249 - 256
  • [50] An Adaptive Viterbi Decoder based on FPGA dynamic reconfiguration technology
    Qin, XJ
    Zhu, MC
    Wei, ZY
    Chao, D
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 315 - 318
12345