NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture

被引：0
|
作者：
Liu, Yuhao [1 ]
Rai, Shubham [1 ]
Ullah, Salim [1 ]
Kumar, Akash [1 ]
机构：
[1] Tech Univ Dresden, Ctr Adv Elect Dresden CfAED, Chair Processor Design, Dresden, Germany
来源：
2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022) | 2022年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：323 / 323
页数：1
相关论文
共 50 条
  • [21] A High Efficient Architecture for Convolution Neural Network Accelerator
    Kong Anmin
    Zhao Bin
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 131 - 134
  • [22] A generic network-on-chip architecture for reconfigurable systems:: Implementation and evaluation
    Vestias, Mario P.
    Neto, Horacio C.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 737 - 740
  • [23] Methodology for Efficient Reconfigurable Architecture of Generative Neural Network
    Mao, Wendong
    Wang, Jichen
    Lin, Jun
    Wang, Zhongfeng
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [24] A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration
    Xue, Chengbo
    Cao, Shan
    Jiang, Rongkun
    Yang, Hao
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [25] A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things
    Du, Li
    Du, Yuan
    Li, Yilei
    Su, Junjie
    Kuan, Yen-Cheng
    Liu, Chun-Chen
    Chang, Mau-Chung Frank
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (01) : 198 - 208
  • [26] A Novel In-DRAM Accelerator Architecture for Binary Neural Network
    Choi, Haerang
    Lee, Yosep
    Kim, Jae-Joon
    Yoo, Sungjoo
    2020 IEEE COOL CHIPS 23: IEEE SYMPOSIUM ON LOW-POWER AND HIGH-SPEED CHIPS AND SYSTEMS, 2020,
  • [27] A Graph Neural Network Accelerator Optimization Research on Heterogeneous Architecture
    Wu J.
    Zhao B.
    Wen H.
    Wang Y.
    Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2023, 46 (03): : 19 - 24
  • [28] A Deep Neural Network Accelerator Based on Tiled RRAM Architecture
    Wang, Qiwen
    Wang, Xinxin
    Lee, Seung Hwan
    Meng, Fan-Hsuan
    Lu, Wei D.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [29] Process Variation Mitigation on Convolutional Neural Network Accelerator Architecture
    Ma, Maodi
    Tan, Jingweijia
    Wei, Xiaohui
    Yan, Kaige
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 47 - 55
  • [30] A Reconfigurable Graphene-Based Spiking Neural Network Architecture
    Wang, He
    Laurenciu, Nicoleta Cucu
    Cotofana, Sorin Dan
    IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2021, 2 : 59 - 71
12345